Figure 11.22 in D&H shows a pair of connected open collector NAND gates. Assuming the gates are configured as in Figure 11A, deduce a Boolean expression for the output of the gates in Fig. 11.22 in terms of the inputs A, B, C and D. Do not assume that the text accompanying the figure is correct.