Design a 4-line to 1-line multiplexer using multiple input AND and OR gates.