

The ATLAS Level 2 Trigger

Maris Abolins


Michigan State University

28-Nov-1996




Outline

- n Trigger Overview
- n Physics Challenges
- n Level 2 Guidelines
- n Longterm Strategy
- n The Demonstrator Program
 - Demonstrator A
 - Demonstrator B
 - Demonstrator C
 - Common Activities
 - Modelling and Simulation
 - Hybrid Solutions
- n Conclusions





Trigger System Overview





Readout Buffers

- n After a LVL1 accept, data are moved through a Readout Driver into an ATLAS standard Readout Buffer (ROB)
- n The data are held in the ROB during LVL2 decision
- n The data are moved to the LVL3 farm on receipt of a LVL2 accept





Level 2 Trigger

- n Works with data at full granularity
- n Uses the Region of Interest (RoI) principle
 - LVL1 supplies RoI information
 - LVL2 transfers small fraction of data (~few %)
- n Processing
 - Local - Feature extraction from sub-detectors
 - Global - Combine features



Regions of Interest

Regions of Interest (RoI)



Regions of Interest


- n Number of RoI's
ATLAS jet generation, 35 GeV threshold, $|\eta| \leq 3$
 - ≥ 5 GeV isolated em clusters = 2.6 average
 - ≥ 6 GeV no isolation (em) = 3.7 average
- n RoI size
 - calorimeter - em cluster $\Delta\eta \times \Delta\phi = 0.5 \times 0.5$
--> 0.6% of total calorimeter area
 - SCT- size increased by z vertex spread
--> 1 - 4% of total Inner Detector area
- n RoI Data Volume ~few % of total data volume
- n Mapping of data onto ROB's may increase fraction

| System | RoI Size (kB) | Rate to L2 (GB/S) | Total Rate (GB/s) |
|--------------|---------------|-------------------|-------------------|
| SCT + pixels | 1.0 | 0.3 | 21 |
| TRT | 3.5 | 1.0 | 50 |
| Calo. | 2.5 | 0.7 | 35 |
| Muon | 1.0 | 0.3 | 20 |
| TOTAL | | 2.3 | 131 |




RoI's continued

- n Primary RoI's - those RoI's responsible for the LVL1 trigger
- n Other RoI's
 - LVL1 tagged e.g. lower calorimeter thresholds
 - generated by Level 2 in sequential processing



Triggering Principles

- n Level 1
 - 1% Deadtime
 - Pipelined
 - Uses custom hardware with fixed algorithms and programmable parameters
- n Level 2 - to be determined
- n Level 3
 - A farm of commercial processors
 - Running “offline” code



Examples of Physics Signatures

$$\mathcal{L} = 10^{34} \text{cm}^{-2} \text{s}^{-1}$$

| Process | Level-1 | Level-2 (I = isolated) |
|--|---|---|
| $H^0 \rightarrow \gamma\gamma$ | $\geq 2 \text{ em}, E_T > 20 \text{ GeV}$ | $2 \gamma, E_T > 20 \text{ GeV}$ |
| $H^0 \rightarrow ZZ^* \rightarrow$ $l^+ l^- l^+ l^-$ | $\geq 2 \text{ em}, E_T > 20 \text{ GeV}$ $\geq 2 \mu, p_T > 6 \text{ GeV}$ $\geq 1 \text{ em}, E_T > 30 \text{ GeV}$ $\geq 1 \mu, p_T > 20 \text{ GeV}$ | $2 e, E_T > 20 \text{ GeV}$ $2 \mu, E_T > 6 \text{ GeV}, I$ $1 e, E_T > 30 \text{ GeV}$ $1 \mu, E_T > 20 \text{ GeV}, I$ |
| $(Z \rightarrow l^+ l^-) + X$ | $\geq 2 \text{ em}, E_T > 20 \text{ GeV}$ $\geq 2 \mu, p_T > 6 \text{ GeV}$ $\geq 1 \text{ em}, E_T > 30 \text{ GeV}$ $\geq 1 \mu, p_T > 20 \text{ GeV}$ | $2 e, E_T > 20 \text{ GeV}$ $2 \mu, E_T > 6 \text{ GeV}, I$ $1 e, E_T > 30 \text{ GeV}$ $1 \mu, E_T > 20 \text{ GeV}, I$ |
| $t \bar{t} \rightarrow$ leptons + jets | $\geq 1 \text{ em}, E_T > 30 \text{ GeV}$ $\geq 1 \mu, p_T > 20 \text{ GeV}$ | $1 e, E_T > 30 \text{ GeV}$ $1 \mu, E_T > 20 \text{ GeV}, I$ |
| $W, Z \rightarrow \text{jets}$ | $\geq 1 \text{ jet}, E_T > 150 \text{ GeV}$ | $1 \text{ jet}, E_T > 300 \text{ GeV}$ |
| $\text{SUSY} \rightarrow \text{jets}$ $\rightarrow E_T^{\text{miss}}$ | $\geq 1 \text{ jet}, E_T > 150 \text{ GeV}$ $E_T^{\text{miss}} > 150 \text{ GeV}$ | $3 \text{ jet}, E_T > 150 \text{ GeV}$ $E_T^{\text{miss}} > 200 \text{ GeV}$ |

$\downarrow \gamma$ for $|\eta| < 2.5$; Jets for $|\eta| < 3$; Missing E_T for $|\eta| < 5$; RoI's on all $e/\gamma > 10 \text{ GeV}$ & μ 's $> 6 \text{ GeV}$ p_T .



Trigger Rates - Level 1

| Trigger selection | Rate at $\mathbf{L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}}$ |
|---|--|
| Single muon, $\geq 1 \mu, p_T \geq 20 \text{ GeV}$ | 4 kHz |
| Single e.m. cluster, $E_T \geq 30 \text{ GeV}$, e.m. and hadronic isolation | 20 kHz |
| Double muon, $\geq 2 \mu, p_T \geq 6 \text{ GeV}$ | 1 kHz |
| Double e.m. cluster, $E_T \geq 20 \text{ GeV}$, e.m. and hadronic isolation | 4 kHz |
| Single jet, $\geq 1 \text{ jet}, p_T \geq 150 \text{ GeV}$ | 3 kHz |
| $E_t^{\text{miss}} > 150 \text{ GeV}$ | 1 kHz |
| other triggers | 5 kHz |
| Combined rate | ~38 kHz |



Expected LVL2 trigger rates (TP)

indicative rates for inclusive selections

| Trigger selection | Rate at $\mathcal{L} = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ |
|--|---|
| Isolated muon, $\geq 1 \mu$, $p_T \geq 20 \text{ GeV}$, single muon, $\geq 1 \mu$, $p_T \geq 40 \text{ GeV}$ | 0.2 kHz 0.1 kHz |
| Single electron, $\geq 1 e$ $E_T \geq 30 \text{ GeV}$, single gamma, $\geq 1 \gamma$ $E_T \geq 60 \text{ GeV}$ | 0.3 kHz 0.1 kHz |
| Isolated di-muon, $\geq 2 \mu$, $p_T \geq 6 \text{ GeV}$ double muon, $\geq 2 \mu$, $p_T \geq 10 \text{ GeV}$ | 0.1 kHz 0.08 kHz |
| Di-electron or di- gamma, $p_T \geq 20 \text{ GeV}$, | 0.2 kHz |
| Single jet, $\geq 1 \text{ jet}$, $p_T \geq 300 \text{ GeV}$ | 0.1 kHz |
| $E_T^{\text{miss}} > 200 \text{ GeV}$ | 0.1 kHz |
| other triggers | 0.1 kHz |
| Combined rate | $\sim 1.4 \text{ kHz}$ |



Expected LVL2 Inclusive rates at Low Luminosity (TP)

| Trigger selection | Rate at $L = 10^{33} \text{ cm}^{-2} \text{ s}^{-1}$ |
|---|---|
| B-physics Level-2 triggers, single muon, $\geq 1 \mu, p_T \geq 20 \text{ GeV}$ | 0.8 kHz 0.2 kHz |
| Single electron, $\geq 1 e, p_T \geq 20 \text{ GeV}$, single gamma, $\geq 1 \gamma, p_T \geq 40 \text{ GeV}$ | 0.2 kHz 0.06 kHz |
| Dual electron, $\geq 2 e, p_T \geq 15 \text{ GeV}$, dual gamma, $\geq 2 \gamma, p_T \geq 20 \text{ GeV}$ | 0.01 kHz 0.01 kHz |
| Single jet, $\geq 1 \text{ jet}, p_T \geq 200 \text{ GeV}$ three jet, $\geq 3 \text{ jet}, p_T \geq 100 \text{ GeV}$ | 0.06 kHz 0.02 kHz |
| $E_T^{\text{miss}} > 200 \text{ GeV}$ | 0.01 kHz |
| Prescaled triggers | 0.1 kHz |
| Combined rate | ~1.5 kHz |



More recent Trigger Menu Studies
can be found in DAQ-NO-54

Rates for B-physics (TP)

| Trigger selection | Rate at $L = 10^{33} \text{ cm}^{-2} \text{ s}^{-1}$ |
|--|---|
| Level-1 single muon, $p_T \geq 6 \text{ GeV}$ | 8000 Hz |
| Level-2 single muon, $p_T \geq 6 \text{ GeV}$ | 4000 Hz |
| Additional Level-2 requirements | |
| second muon, $p_T \geq 5 \text{ GeV}$ | 56 Hz |
| electron, $p_T \geq 5 \text{ GeV}$ | 112 Hz |
| electron pair, $p_T \geq 1 \text{ GeV}$ | 400 Hz |
| hadron pair, $p_T(\text{h}) \geq 6 \text{ GeV}$ with $p_T(\text{pair}) \geq 15 \text{ GeV}$ | 100 Hz |
| $D_S^\pm \rightarrow \phi\pi^\pm \rightarrow K^+K^-\pi^\pm$ with $p_T \geq 1 \text{ GeV}$ and loose mass cuts | 160 Hz |
| Combined rate | ~830 Hz |





Level-2 Processing

- n Algorithms only: no preprocessing or system overhead
- n Calorimeter
peak find and shape analysis - 100 μ s @500 mips
- n Continuous Tracking (TRT)
histogramming method - 600 μ s @500 mips
- n Precision Tracking
histogramming method - 800 μ s @500 mips
- n Muon (2 step process)
 - Pattern recognition
 - p_T calculation

100 μ s with non-optimised code



Motivation for Sequential Processing



| Luminosity | Low | High |
|---------------|-----|------|
| Thrshld (Gev) | 20 | 40 |
| Calo alone | 3 | 10 |
| Calo +Track | 25 | 60 |

Background Rejection Factor at 90% eff. for em Trigger RoI's

| Algorithm | Proc. time |
|-----------|--------------------|
| Calor | 50-100 μ sec |
| Muon | < 100 μ sec |
| Track | 500-5000 μ sec |

- n Only 1.2 Trigger RoI's for 4.7 L1 "objects"
- n Only 10%-20% of Trigger RoI's survive first step
- n Tracking algorithms are slower by x 10

Suggested Procedure:

- Confirm Trigger RoI's using Calorimeter and Muon alone
- Do track finding only if necessary

Timing Benchmarks for Selected Algorithms

500 Mips processors



Strategy Meeting (Cosener's House, June '95)

- n Decision made to produce User Requirement Document (URD)
- n Establish Milestones
 - Architectural Choice e.g.
 - » data driven elements vs multiple farms
 - » control via network or separate lines
 - » algorithmic complexity
 - » “push” (data transfer initiated by source node) or “pull” (data transfer initiated by target node)
 - Technological Choice e.g.
 - » switch and data concentrator technology
 - » farm technology
 - » network technology



Demonstrator Program

n Why


- Explore architectural options
- Explore technical options
- Optimize choice financially and technologically
- Time and expertise on hand

n Common Yardstick

- 100 kHz operation
- Demonstration of scalability to full detector
- User Requirement Document

n Task Force Decision

- Three Demonstrators (A, B, C)
- Mix architectural and technological considerations in a single demonstrator program



Interim Milestones (to be updated)

- n **Sep 1997** - Major Architecture Choices Made
- n **Dec 1997**-T/DAQ Technical Proposal Due
- n **Jul 1998** - Major Technology Choices Made
Small-Scale Prototype (SSP) Defined
- n **Jul 1999** - SSP assembled
- n **Jan 2001** - Full-chain prototype (FCP) defined
- n **Jan 2002** - FCP accepted
- n **Jan 2003** - Commissioning of LVL2
- n **Jul 2003** - Integration of LVL2 with rest of T/DAQ
- n **Jan 2004** -Integration of LVL2 with subdetectors
- n **Jan 2005** - Run with cosmic rays
- n **Jul 2005** - Full Level-2 ready for collisions



Demonstrator Participants

Overall Coordinator: Fred Wickens

n Demonstrator “A” -

- Coordinator: Prof. Reiner Maenner
- Institutes: Cracow, Heidelberg, Jena, Mannheim, Weizmann

n Demonstrator “B”


- Coordinator: John Renner Hansen
- Institutes: Argonne, CERN, NBI(Copenhagen), Cracow, Edinburgh, JINR, Lecce, Liverpool, Manchester, Michigan State, NIKHEF, Oxford, RAL, RHBNC, UFRJ(Rio), Rome INFN, Valencia, UCL

n Demonstrator “C”

- Coordinator: Patrick Le Du]
- Institutes: Argonne, CERN, Michigan State, Oxford, Rome, Lecce, Saclay, Prague



L2 Architecture “A”



- n Optimized for Fast Feature Extraction (FPGA). Based on Enable++.
- n Operates in Push Mode



Architecture A

Potential advantages

- n “On the fly” RoI collection
- n Feature Extraction at 100 kHz. Typical FPGA execution times: 10 μ s. Minimal latency
- n Smaller system
- n Simplified supervision and control


Possible problems

- n Algorithmic complexity may be limited \rightarrow higher output rates
- n May be difficult to combine detectors with different geometries e.g. barrel and endcap
- n Sequential processing probably ruled out




Critical Demonstrations for Architecture A

- n In parallel collection of several RoI's in a given subdetector at 100 kHz
- n Data-driven feature extraction for all detectors at 100 kHz
- n Demonstration of satisfactory algorithmic adaptability to different luminosity conditions, changing run requirements and to evolving physics demands
- n Event synchronization



Demonstrator A Hardware Layout

Goal: RoI collection and FEX @ 100 kHz




1 Slate = 1 ROB Crate or input from preceding RoIC

SLATE is a fast data emulation device



L2 Architecture B Data Flow Diagram



- n Optimized for parallel processing of RoI's and detectors
- n Operates in push mode
- n This is the Technical Proposal Design
- n The two networks shown may be partitions of the same network



Architecture B

Potential Advantages


- n Flexibility inherent in general purpose processors
- n Lower latency from parallel processing and data flow

Possible Problems



- n Sequential processing presents challenges
 - logic control
 - latency issues
- n More processing power may be needed

Critical Demonstrations


- Achieve complete RoI collection at 100 kHz. Involves ROB's, supervisor and network interacting with feature extraction (FEX) processors.
- Feature extraction can be done for all detectors within local network bandwidth limits and financial constraints.
- Supervisor functioning at full rate.
- Sequential processing control paths and performance at full bandwidth. Event synchronization.



Demonstrator B2




L2 Architecture C



- n Optimized for sequential processing of RoI's
- n Operates in pull mode
- n Distinction between Level 2 and Level 3 disappears



The Single Farm Idea



Main features

- Integration of data and protocol networks
- Pull data flow control strategy
- Single processor per event
- Several events per processor




Architecture C

Potential Advantages Possible Problems


- | | |
|---|---|
| n Well adapted to sequential processing | n Data and control traffic on same switch |
| n Destination can also be Event Builder and Level 3 processor | n Multiple events per processor |

Critical Demonstrations

- Data and control traffic patterns are within network capabilities.
- Complete RoI collection can be achieved.
- Data concentrators do not impede data flow




Demo C for Testlab




Common Areas for Demonstrators

- n Base-line definitions of
 - detectors
 - data formats
 - ROB/RoI sizes
 - algorithms
 - data samples
- n Common hardware and software
 - ROB's
 - Supervisor
- n Modelling and Emulation
- n Performance Measurements



Level 2 Supervisor




TASKS

STEWARD: Manages (frees and reviews usage of) local and global processors

ROI Router: dispatches ROI information to CPU's

CPU's: determine appropriate free local/global processors to use and determine buffers to request data from and assemble request packet

ROB Router: routes buffer requests to appropriate crates (A&B only)



Modelling and Simulation

n Paper Models


- Inputs
 - » Full Trigger Menus
 - » Average Numbers of RoI's
 - » Average processing times, overheads, circuit delays etc.
- Output
 - » Number of processors needed
 - » Switching bandwidth needed
 - » Link occupancy
 - » Overall latency
- Does not model
 - » Possible queueing problems
 - » Data flow fluctuations
- Initial studies for Model C at Saclay
now A & B also modelled.

n Modsim II and C++ Studies underway




Paper Model - Architecture C

Front End electronics




Processor farms

Paper Model Diagram Architecture B



Hybrid Solutions

- n We are actively examining the relative merits of general purpose versus FPGA processors for specific high intensive computing tasks.
- n Both architecture B and architecture C are considering FPGA processors for full TRT scans and for b-jet scans of the SCT.



Questions and Conclusions

n Questions

- Is sequential processing necessary?
- Are secondary RoI's necessary?
- Does missing E_T need to be recalculated at Level 2?
- Do we need a full TRT scan at Level 2?
- Do we need b-jet tag at Level 2?
- How is the LVL2/LVL3 boundary defined?
- Do we need preprocessing?

n Conclusions

- A robust and comprehensive demonstrator program is underway
- Efforts are being made to integrate elements of the separate architectures for an optimal design
- Prospects are good for a Level 2 that will be optimized in price and performance and that will benefit from technological innovations in the commercial sector

