# **CMX Firmware Specifications**

Wojtek Fedorko, Pawel Plucinski, Yuri Ermoline

# Introduction

There are three FPGA circuits in the CMX design:

- Base function FPGA
- Topo function FPGA
- Support FPGA

This document provides description of functionality and interfaces of the firmware components of the base FPGA firmware as well as the support FPGA firmware. Topo FPGA firmware has not yet been addressed however we expect to be able to re-use modules handling communication over GTX transceivers, readout, CTP communications, VME configuration and control and TTC/BCID from the base-FPGA.

Overall design and state of development of individual modules is described. Some unresolved questions are mentioned in the text.

# **Overall layout of the base FPGA firmware**

A rough diagram of the functional blocks is shown in the diagram below. It is expected that functionality of backplane data capture and synchronization, data transmission over MGTs to L1Topo as well as readout, and to the CTP and crate/system CMX over LVDS links as well as VME communication will be common to all types of the CMX. Type-specific firmware modules will conform to the common interfaces with the common modules. Presently work is proceeding on the jet-CMX. Firmware for board testing and other types will follow.



Figure 1. A rough diagram of the functional blocks of the base function FPGA firmware.

# **Clock Domains**

In the CMX design there are be 18 clock domains:

- One 'processor input' clock domain exists for each of the 16 processor inputs forwarding 80 MHz clocks.
- Two 320 MHz clock 'gtx' domains exist within the gtx\_TX module each domain is associated to a group of 12 gtx transceivers within neighbouring 3 'quads'. Clock sharing is not possible among more than 3 quads
- 'System domain' encompasses clocks generated from the TTC clock with a well-defined frequency and phase relation to the TTC clock and one another.

## Input module

The function of the input module is to capture the backplane data, time-demultiplex it and bring it to the system time domain as well as detect parity errors. The inputs of the module are the FPGA IOBs connected to the backplane transmission lines. Each processor input provides 24 data bits at 160 Mbps and one clock line at 80 MHz with edges centred in the data windows. Each of the data and clock inputs are piped through an IODELAY module which provides a capability to delay the signals by up to 2.4 ns in up to 31 'taps' of 78 ps. Data is captured and time de-multiplexed to 80 Mbps using the IDDR circuits built into each IOB.

Two schemes for de-multiplexing to 40 Mbps and synchronization are considered:

#### **De-multiplex first, then synchronise:**

Data is de-multiplexed to 96 bits x 40 Mbps using the forwarded clock. It is then captured into a system clock domain register. Data becomes available for further processing 30.4 ns after the arrival of the first word on the most delayed ('slowest') processor input (furthest away in the crate). This latency is the primary disadvantage of this scheme. Another disadvantage is the necessity of a data framing pattern to be initially sent so that first two and last two words in the event can be identified. The advantage of this scheme is relative robustness of the clock domain crossing. The system clock has a wide margin (~25 ns) to latch the data from the input processor clock domains. The latency quoted above includes the phase delay between the clock of the slowest processor input and the system clock. Post Place-and-Route timing analysis indicates that this delay can be as low as 2 ns. Timing analysis also indicates that data capture will be robust with data valid window as narrow as 50% and forwarded clock jitter of up to 1 ns, however under these conditions the forwarded clock will have to be advanced with respect to the center of the data window by a small amount (0.5 - 1 ns). Fig. 2 shows a time diagram of the backplane data arrival, time-demultiplexing and synchronization to the system domain.



## Synchronize first, then de-multiplex:

In this scheme the data from IDDR is captured in the input clock domain register and then in a system clock domain register (at 80 MHz). Further de-multiplexing to 40 Mbps is possible in the system clock domain. Compared to the 'de-multiplex first' scheme the first two words of the event are made available half bunch crossing earlier for further processing while the last two words have the same latency. The disadvantage of this scheme is the difficulty of synchronizing the clock domains within a quite narrow window of 6.25 ns. Given that skew as large as ~2 ns is possible in clock networks extending through large areas of the FPGA and unknown jitter of clocks forwarded from the processor modules this may be difficult to achieve. Note that in this scheme no data framing pattern is necessary since the edges of 80 MHz clock can be identified (as edge 0 and 1) in the system domain using the 40 MHz clock which has a known phase relation to the TTC clock.

## Scheme choice and tests:

At present the demultiplex-first scheme has been chosen due to significant simplification of the further design components (particularly the decoder block) and a modest penalty on latency.

This scheme has been tested in a scaled-down environment using a ML605 Virtex 6 evaluation kit coupled to a XM105 board. In the test three simulated processor inputs each carrying four bits have been output on the FPGA's GPIO's and looped back via the FMC interface and XM105 card. The three 'channels' are captured in three FPGA clocking regions mimicking the arrangements of inputs in the final system. Parity check has been performed in overnight tests and no error found.

## **Ports:**

- buf\_clk40 needed in both schemes (globally buffered)
- buf\_clk200 needed for IODELAY circuits calibration (globally buffered)

• P : in mat\_var (numactchan-1 downto 0); Backplane input to FPGA

• ODATA : out arr\_4Xword (numactchan-1 downto 0); Output data – time de-multiplexed and synchronised to the system 40 MHz clock domain.

• PAR\_ERROR : out std\_logic\_vector(numactchan-1 downto 0); Parity error detection for each processor input

• rst\_rx: in std\_logic; Needed if 'de-multiplex first' scheme is used – when asserted puts internal FSM in waiting for a startup pattern

• counter\_enable\_out: out std\_logic\_vector(numactchan-1 downto 0); Needed if 'de-multiplex first' scheme is used. If '1' indicates that FSM (for a given processor input) has detected a pattern.

• del\_register: in del\_register\_type; Holds 5-bit delay values for all FPGA backplane inputs

• upload\_delays: in std\_logic; signal synchroneous to the clk40 clock - tells the iodelays to use the delays stored in del\_register

## Topo\_Data\_TX module

This module implements 24 GTX transmitters operating at 6.4Gbps line rate each (5.12 Gbps data rate). In each bunch crossing 3072 bits are transmitted (128 per gtx TX). Two internal clock domains are necessary, each operating at 320 MHz. The reference clocks are shared among two groups of three transciever 'quads'. GTX transmitters implement 8b/10b encoding with 20 bit internal data width (16 bit user data width). Two MMCMs are required internally in the module to provide user interface clocking signal.

Four first-word-fall-through FIFO's are implemented internally interfacing the system clock domain (40 MHz) and the two GTX clock domains (320 MHz). The FIFOs have 8:1 write to read width ratio. Note: this design will be changed as the FIFO displays unacceptable latency (41 ns).

The GTX transmitters are set up to bypass the TX buffer minimizing latency with an added benefit of phase synchronization of the outputs. Depending on parametrized switch in the VHDL code the receiver portion of GTX transceivers is powered and support circuitry instantiated enabling data readout to the top module. Such setup will enable internal PMA loopback tests of the megabit interfaces even though base FPGA will not be instrumented with optical gigabit receivers.

#### **Ports:**

In the target system num\_GTX\_groups=2 and num\_GTX\_per\_group=12

- MGTREFCLK\_PAD\_N\_IN : in std\_logic\_vector(num\_GTX\_groups-1 downto 0);
- MGTREFCLK\_PAD\_P\_IN: in std\_logic\_vector(num\_GTX\_groups-1 downto 0); -reference clock inputs
- GTXTXRESET\_IN: in std\_logic;
- GTXRXRESET\_IN: in std\_logic; -transmitter and receiver reset signals
- GTX TX READY OUT: out std logic;
- GTX\_RX\_READY\_OUT: out std\_logic; signals specifying that all TX and RX have completed synchronization and are transmitting
- RXN\_IN: in std\_logic\_vector((num\_GTX\_per\_group\*num\_GTX\_groups)-1 downto 0);
- RXP\_IN: in std\_logic\_vector((num\_GTX\_per\_group\*num\_GTX\_groups)-1 downto 0);
- TXN\_OUT: out std\_logic\_vector((num\_GTX\_per\_group\*num\_GTX\_groups)-1 downto 0);
- TXP\_OUT: out std\_logic\_vector((num\_GTX\_per\_group\*num\_GTX\_groups)-1 downto 0); -RX and TX pad input and outputs
- clk40: in std\_logic; -globally buffered 40 MHz clock

• indata : in std\_logic\_vector(TX\_indata\_length-1 downto 0) -input data vector TX\_indata\_length is 3456 in the target system. Data to be sent is to be arranged in groups of 18 bits where the lower bits are the data to be sent and the two upper bits designate if the data to be sent is a K character.

#### **Status and Tests:**

The module is implemented and satisfies timing constraints. In order to satisfy the timing some care had to be taken in manual placement of the fifo components and Map and PAR effort level had to be switched to maximum level. Simulation on behavioral level shows correctness of the design however indicates an unacceptable latency of the FIFO component. This portion of the design will be modified to reduce latency. A two-clock FIFO will be implemented where both clocks are running at 320 MHz.

A rudimentary test of the component excluding the FIFO synchronization was performed in ML605 at lower line rate allowed by -1 speed grade FPGA on the test board. A single GTX (num\_GTX\_groups=1 and num\_GTX\_per\_group=1) was instantiated and a random data pattern was sent and received in PMA loopback mode. Chipscope was used to confirm the reception of the data pattern however no design was implemented to test for bit error rate.

## Encoder (jet type)

This module is not yet implemented. The role of this module is to transform array of TOBs provided by the decoder as well as the BCID information provided by the TTC module and encode this information in the vector provided to the transmitter module. Very little logic is expected in this module – mostly signal renaming and synchronization of TTC signal into the same register as the TOB data, however data format and protocol for CMX-L1Topo data transmission needs to be specified. Development is proceeding on the jet type

## **Decoder (jet type)**

The main function of the CMX decoder (see Figure 1) is to fetch the data from the input module, to process it and provide two data streams for the 'CMM emulator' and L1Topo Encoder. The output data consists of the trigger objects (TOBs) multiplicities and parity bits for the 'CMM emulator' and an array of the trigger objects for the L1Topo output block. Based on the data analysis, the CMX decoder has to send up to 24 trigger objects to the L1Topo. In addition, in order to reduce the data volume and decrease the time needed to sort the data only non-empty trigger objects are provided. The input data for the decoder consists of 16 channels x 96 bits at 40MHz. Two 'de-multiplexing to 40Mbps and synchronization' schemes are possible to implement and in this version, 'de-multiplex first, then synchronise' method is being used. The time needed to provide the trigger output is estimated to be only one 40MHz clock cycle.

#### **Ports:**

•	CLK40MHz	:	in needed to process the 'CMM emulator' output data.				
•	CLK160MHz	:	in needed to process the L1Topo output data.				
•	RESET	:	in std_logic; reset signal.				
•	CTRL_FLG	:	in std_logic; control flag, not used at the moment				
•	THRESHOLD	:	<pre>in THRESHOLD_TYPE(numactchan-1 downto 0);</pre>				
			Threshold sets				
•	IDATA	:	in arr_4Xword (numactchan-1 downto 0);				
			Input data				
•	OVERFLOW	:	out std_logic; overflow bit				
•	TOB_MULT_OUT	:	<pre>out TOB_MULT_TYPE(numactchan-1 downto 0);</pre>				
CMM emulator output							
•	TOB_ARRAY_OUT	:	<pre>out TOB_ARRAY_TYPE(max_tobs-1 downto 0);</pre>				
			L1Topo output				

## CMM emulator (jet type)

The real-time output of the CMX decoder is sent to the "CMM emulator" which consists of two part that perform crate and system level merging, respectively, at 40 MHz. The function of the "CMM emulator" is to receive the trigger objects multiplicities, process it and transmit it to the Central Trigger Processor (CTP). Readout to the DAQ and Rol RODs is carried out by a pair of emulated G-link protocol (Figure 3) in Virtex 6, using GTX transmitters clocked at 960 Mbits/s. The G-link protocol was successfully implemented and tested in Virtex 6. The scope tests of the optical output executed with ML605 board, so called "an eye diagram" (Figure 4) proved that there is no problem to emulate the G-link protocol in Virtex 6. The rise and fall time was measured below 240 ps which is enough to fulfill the G-link protocol requirements. In order to adopt the "CMM emulator" to the Virtex 6, the following parts were implemented: the G-link protocol and GTX serializer. And, two parts updated: the clock manager (MMCM is currently being used) and a new block RAM in the readout fifo/memory. The design was fully simulated with ISIM (Figure 5).



Figure 3. The general idea of emulated G-link protocol in Virtex 6.



Figure 4. The scope tests of the optical output (an eye diagram) is presented. The rise and fall time is below 240ps.

					16,572.000 ns								
Name	Value		16,450 ns	16,500 ns	16,550	ns	16,600 ns	16,650 ns	16,700 ns	16,750 ns	16,800 ns	16,850 ns	<b> 16,900</b>
10						_							
Ug nrst	1												
sttl[18:18]	1												
lig daq_fifo_ef	1												
Lig daq_fro_fr													-
Lig daq_load_sr	0												
aq_ptyout_en	0												
le daq_readout_en	0												
l∦ rst_addr	0	8 10000	0000 0000	8000 18000	8000		1000 V8000 V8	ADDA VODAD VI					
sim_out[43:0]	80001400010	a auuu	0000 0000	8000	0000	0000			400		00	• V0000 V000	
int_out[39:0]	8888488818	0	0000	0000	0000	0000	000 <b>X</b> 0000 <b>X</b> 0	1000X0000XC	10000 <u>X</u> 0000 <u>X</u> 0	000 <b>X</b> 0000 <b>X</b> 00	<u></u>	0	<b>0</b>
Lig errorc	0												+
Lig errorf	0												
Lig errorp	0			ors									
je zero	0												
twozero[1:0]	60							00					
une one	1												
ratecount[1:0]	UU												
daq_clk_120	1	<u>uuuu</u>			<u>u</u> uu			<u>unnnn</u>		loonoon	hnnnn	PUUUUU	444
daq_clk	1					20002						00000	
daq_in[19:0]	20002		00000			20002		00000	X00001 X0		258 /	00000	
daq_lock	1											<u> </u>	
empty[19:0]	000000000000000000000000000000000000000						00000						000
rod_gdaq_out[1:0]	01		1 10 10 1 10 10	1 10 101 10 10	10,0	<u>, x10 x 01</u>	10,01,10,01	10/01/10/01	(10)(01)(10)(		01/10/01/10	01/01/	
lig roi_lock_unused	1												
		X1: 16,572.000 ns											

Figure 5. The 'CMM emulator' (crate level) simulation results. The random input data were used to feed the algorithm and the output data was carefully analyzed, no errors found.

# **Support FPGA firmware**

The implementation of the Support FPGA firmware is based on the firmware for the current CMM design, which is composed of the following hardware parts:

- non-volatile VME CPLD (XCR3384XL-10FT256C) which contains some basic registers in a case of a malfunction in the FPGA configuration process,
- non-volatile ACE CPLD (same type as VME) which provides access to the CMM XILINX System ACE controller,
- TTC FPGA (XCV100E-6FG256C), which provides an access to the CMM TTC daughter card.

For the CMX, these 2 CPLDs and the TTC FPGA are merged in a single FPGA Spartan-3AN (XC3S400AN-FG400). This FPGA has an internal flash memory for the initial configuration after power-on. The internal flash memory can be re-loaded via the JTAG interface.

The Support FPGA firmware at the time being is a compilation of 3 VHDL firmware codes from original CMM design.

#### Test

The VHDL code for 2 CPLDs and the TTC FPGA of CMM are merged in a single Support FPGA design and implemented in smaller Spartan-3AN FPGA - XC3S200AN-FTG256, the result is: slices used 286/1792(15%) and pins used 165/195(84%).

#### VME address map

The CMM VME-- map is described in the CMM specification, and in the vme\_cmm.vhd package. The current VME-- address ranges allocate 0x80000 bytes for each CMM (512k), of which less then half is currently used:

- CMM0 (slot 3): 0x700000-0x77FFFE
- CMM1 (slot 20): 0x780000-0x7FFFE

The top of used VME address space in the CMM is 0x7171FE, therefore addresses starting from 0x717200 can be used in CMX.

The CMX VME memory map will try to keep as much as possible the location of all CMM registers and bits inside the registers. In a case, where new hardware design will need new registers, LUTs, FIFOs or RAMs, they will be implemented in a spare VME address space.

For large memories, instead of direct mapping of the CMX to the VME-- memory address space, an indirect addressing might be used - a moveable window, where a register on the CMX defines the base address of this window. This would allow the many megabytes of CMX to be accessed through a smaller VME-- address space. Provided the window is big enough to encompass any of the single blocks of RAM this solution would not be expected to slow access significantly.

#### **VME** interface

The following 2-byte registers are implemented in the Support FPGA:						
00000	RO	ModuleIdA	Module ID Register A			
00002	RO	ModuleIdB	Module ID Register B			
00004	RW	ControlModeReg	Control Mode Register			
00006	RW	ControlPulseReg	Control Pulse Register			
80000	RO	StatusReg	Status Register			
0000A	RO	FifoStatusReg	FIFO Status Register			
00054	RO	I2cid	I2C FPGA firmware version			
00056	RO	Vmeld	VME CPLD firmware version			
00058	RO	SystemAceVMEIf	System Ace VME Interface CPLD firmware			
version						
0005C	RW	CanAccessA	CAN Access Register A			
0005E	RW	CanAccessB	CAN Access Register B			
001FA	RW	Ttcl2Cid	Ttcl2cld Register			
00200	RAM	ia_ttc_dqram	I2C FPGA RAM for testing the TTC			
00300	RW	ia_ace_ctrl				
00302	RW	ia_ace_d_msb				
00304	RW	ia_ace_rst				
00306	RO	ia_ace_out				
00308 RO	ia_a	ce_stat				

#### **APPENDIX:** Data types in base FPGA firmware

```
SUBTYPE T SLV5 is std logic vector(4 downto 0);
SUBTYPE T SLV9 is std logic vector(8 downto 0);
SUBTYPE T SLV10 is std logic vector(9 downto 0);
SUBTYPE T SLV25 is std logic vector(24 downto 0);
SUBTYPE T SLV640 is std logic vector(639 downto 0);
TYPE JeTOB is record
     Et1: T SLV9;
     Et2: T<sup>SLV10</sup>;
     eta: T SLV5;
     phi: T SLV5;
end record;
type TOB ARRAY TYPE is array (integer range <>) of JetTOB;
type THRESHOLD TYPE is array(integer range <>) of T SLV640;
type TOB MULT type is array(integer range <>) of T SLV25;
TYPE mat_var is array (integer range <>) of
std logic vector(numbitsinchan downto 0);
TYPE arr word is ARRAY (integer range <>) of STD LOGIC VECTOR
(numbitsinchan-1 downto 0);
```

TYPE arr\_wordData is ARRAY (integer range <>) of STD\_LOGIC\_VECTOR (numbitsinchan-2 downto 0); TYPE arr\_4Xword is ARRAY (integer range <>) of STD\_LOGIC\_VECTOR ((numbitsinchan\*4)-1 downto 0); TYPE arr\_2Xword is ARRAY (integer range <>) of STD\_LOGIC\_VECTOR ((numbitsinchan\*2)-1 downto 0); TYPE del\_register\_type is ARRAY (numactchan - 1 downto 0,numbitsinchan downto 0) of STD\_LOGIC\_VECTOR (4 downto 0);