



# Low speed optical links and G-Link protocol tests

*CMX project team*

- Background information
- LSO tests procedures and results
- G-Link tests procedures and results
- Conclusions



# Background information

- Low Speed Optical components are being used on the CMX to transmit the DAQ and ROI information from BF and TP.
- These components are labeled SFP1 through SFP4.
- CMX card does not use the HP G-Link to encode its ROI and DAQ information
- The required functionality of the HP G-Link is implemented by a combination of Virtex-6 FPGA resources and a GTX transmitter at 960 Mbit/s.



# LSO test procedures

- Initial hardware tests were conducted with an Integrated Bit Error Ratio Tester (IBERT) core and Chipscope Pro Analyzer.
- In the current setup two transmitters connected to the TP FPGA send out the data to the two receivers on the BF while two transmitters connected to the BF send out data to the other two RX's on the BF FPGA.
- For this test the line rate was set to 1 Gbps.
- RX bit error ratio was found to be less than  $1.5E-13$ .



# LSO test results

IBERT Console - DEV:1 MyDevice1 (XC6VLX550T) UNIT:1\_0 MyIBERT V6 GTX1\_0 (IBERT V6 GTX)

MGT/BERT Settings | DRP Settings | Port Settings | Sweep Test Settings

	GTX_X0Y28	GTX_X0Y29	GTX_X0Y30	GTX_X0Y31	GTX_X0Y32	GTX_X0Y33	GTX_X0Y34	GTX_X0Y35
MGT Link Status	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	No Link	No Link	No Link	No Link
MGT Edit Line Rate	1.0 Gbps							
TX PLL Status	LOCKED							
RX PLL Status	LOCKED							
Loopback Mode	None							
Channel Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset
TX Polarity Invert	<input type="checkbox"/>							
TX Error Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject
TX Diff Output Swing	590 mV (0110)							
TX Pre-Emphasis	0.15 dB (0000)							
TX Post-Emphasis	0.18 dB (00000)							
RX Polarity Invert	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
RX AC Coupling Enable	<input checked="" type="checkbox"/>							
RX Termination Voltage	MGTAVTT *							
RX Equalization	0	0	0	0	0	0	0	0
DFE/EYEDACMON	200.0 mV	200.0 mV	200.0 mV	200.0 mV	19.3 mV	32.3 mV	12.9 mV	45.2 mV
DFETAPOVRD	<input checked="" type="checkbox"/>							
DFETAP1	0	0	0	0	0	0	0	0
DFETAP2	0	0	0	0	0	0	0	0
DFETAP3	0	0	0	0	0	0	0	0
DFETAP4	0	0	0	0	0	0	0	0
RX Sampling Point	76   0.598 UI	76   0						
<b>BERT Settings</b>								
TX Data Pattern	PRBS 7-bit							

Screenshot of the Low Speed Optical components tests showing TX and RX PLL status.



# LSO tests results

IBERT Console - DEv1 MyDevice1 (XC6VLX550) UNIT:1\_0 MyIBERT V6 GTX1\_0 IBERT V6 GTX

MGT/IBERT Settings | DRP Settings | Port Settings | Sweep Test Settings

	GTX_X0Y28	GTX_X0Y29	GTX_X0Y30	GTX_X0Y31	GTX_X0Y32	GTX_X0Y33	GTX_X0Y34	GTX_X0Y35
Loopback Mode	None							
Channel Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset
TX Polarity Invert	<input type="checkbox"/>							
TX Error Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject
TX Diff Output Swing	590 mV r0110i							
TX Pre-Emphasis	0.15 dB r0000i							
TX Post-Emphasis	0.18 dB r00000i							
Rx Polarity Invert	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Rx AC Coupling Enable	<input checked="" type="checkbox"/>							
Rx Termination Voltage	MCTAVTT *							
Rx Equalization	0	0	0	0	0	0	0	0
DFEEDACMON	200.0 mV	200.0 mV	200.0 mV	200.0 mV	25.8 mV	32.3 mV	6.4 mV	45.2 mV
DFETAPVRD	<input checked="" type="checkbox"/>							
DFETAP1	0	0	0	0	0	0	0	0
DFETAP2	0	0	0	0	0	0	0	0
DFETAP3	0	0	0	0	0	0	0	0
DFETAP4	0	0	0	0	0	0	0	0
Rx Sampling Point	76 0.598 UI							
<b>IBERT Settings</b>								
TX Data Pattern	PRBS 7-bit							
Rx Data Pattern	PRBS 7-bit							
Rx Bit Error Ratio	1.520E-013	1.520E-013	1.517E-013	1.517E-013	6.500E-001	6.500E-001	6.500E-001	6.500E-001
Rx Received Bit Count	6.581E012	6.580E012	6.592E012	6.592E012	6.529E010	7.029E012	7.029E012	7.029E012
Rx Bit Error Count	0.000E000	0.000E000	0.000E000	0.000E000	4.244E010	4.569E012	4.569E012	4.569E012
IBERT Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset
<b>Clocking Settings</b>								
TXOUTCLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
TXUSRCLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
TXUSRCLK2 Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
RXRECLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
RXUSRCLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
RXUSRCLK2 Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02

Screenshot of the Low Speed Optical components tests showing the BER information.




# G-Link test procedures

- Next step only concerns the G-Link emulation with the Virtex-6 ML605 evaluation board.
- The scope tests of the optical output (an eye diagram) executed with the evaluation board proved that there is no problem to emulate the G-Link protocol in FPGA.




# G-link emulation in Virtex 6





# G-link emulation in Virtex 6




Behavioral simulation results.



# G-link emulation in Virtex-6 “An eye diagram”



Scope tests of the optical output (target ML605):



Good result: Rise and Fall time below 240 psec!



# G-Link test procedures

- Final step concerns the CMX G-Link communication tests.
- Hardware setup consists of the CMX and ROD card.
- Two LSO components were used to transmit the DAQ and ROI information to the ROD.
- CMX G-Link protocol, which encodes 20 bit of user data, was emulated in FPGA.
- ROD G-Link receiver recovers the user data from the serial data stream and it also checks the framing bits to verify the link stability.




# G-Link test procedures

- The final idea for the G-Link protocol tests:
  - On receipt of an L1A signal, the G-Link control firmware is obliged to extract data from its diagnostics component.
  - The data is connected via a shift register to one of G-Link emulated user data pins.
  - The internal logic moves the diagnostic data into the shift register and asserts the Data Available (DAV) signal to the G-Link logic.
  - LSO components are being used to transmit the encoded data from G-Link to the RODs.
  - An odd parity bit is appended to each G-Link line when the shift register contents have been transmitted.
  - The logic de-asserts the DAV signal and the G-Link returns to its quiescent state for at least one clock.
  - During the time period when there is no L1A signal, the CMX G-Link protocol transmits so-called fill frames.




# G-Link test procedures



Use of DAV signal to frame valid G-Link data (ROD card)

# G-Link test results



The ROD front panel. In the current test only the fill frames were transferred to the ROD and the lock between the transmitter and receiver was established.



# Conclusions

- The CMX LSO components tests were performed with an IBERT.
- Result is encouraging and indicates that the CMX LSO have capability to be used to transmit the DAQ and ROI information.
- The G-Link emulated protocol was implemented in FPGA.
- The CMX G-Link communication tests with the ROD are in progress. The first results are promising and indicate that the lock between the transmitters and receivers can be established.
- The G-Link protocol tests will be continued.



# G-link emulation in Virtex-6

## The readout scheme

