



Low speed optical links and G-Link protocol tests

CMX project team

- Background information
- LSO tests procedures and results
- G-Link tests procedures and results
- Conclusions



Background information



- Low Speed Optical components are being used on the CMX to transmit the DAQ and ROI information from BF and TP.
- These components are labeled SFP1 though SFP4.
- CMX card does not use the HP G-Link to encode its ROI and DAQ information
- The required functionality of the HP G-Link is implemented by a combination of Virtex-6 FPGA resources and a GTX transmitter at 960 Mbit/s.



LSO test procedures



- Initial hardware tests were conducted with an Integrated Bit Error Ratio Tester (IBERT) core and Chipscope Pro Analyzer.
- In the current setup two transmitters connected to the TP FPGA send out the data to the two receivers on the BF while two transmitters connected to the BF send out data to the other two RX's on the BF FPGA.
- For this test the line rate was set to 1 Gbps.
- RX bit error ratio was found to be less than 1.5E-13.



LSO test results



	GTX_X0Y28	GTX_X0Y29	GTX_X0Y30	GTX_X0Y31	GTX_X0Y32	GTX_X0Y33	GTX_X0Y34	GTX_X0Y
MGT Link Status	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	No Link	No Link	No Link	No Link
MGT Edit Line Rate	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbps	1.0 Gbp
TX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKEE
RX PLL Status	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED	LOCKED
Loopback Mode	None	None	None	None 💌	None 💌	None	None	None
Channel Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset
TX Polarity Invert								
TX Error Inject	Inject	Inject	inject	Inject	Inject	Inject	inject	Inject
TX Diff Output Swing	590 mV (0110)	590 mV (0110) 💌	590 mV (0110) 👻	(590 mV (0110)	(\$90 mV (0110)	(590 mV (0110)	(590 mV (0110)	590 mV (0110)
TX Pre-Emphasis	0.15 dB (0000)	0.15 d8 (0000) 💌	0.15 dB (0000) 💌	0.15 dB (0000)	0.15 dB (0000)	0.15 dB (0000)	0.15 dB (0000)	0.15 dB (0000)
TX Post-Emphasis	0.18 dB (00000)	0.18 dB (00000) 💌	0.18 dB (00000) 💌	0.18 dB (00000) 💌	0.18 dB (00000)	0.18 d8 (00000)	0.18 dB (00000) 👻	0.18 dB (00000)
RX Polarity Invert	×	2	2					
RX AC Coupling Enable	R			R	×	2		
RX Termination Voltage	MGTAVTT *	MGTAVTT *	MGTAVTT *	MGTAVTT *	MGTAVTT *	MGTAVTT *	MGTAVTT *	MGTAVTT *
RX Equalization	0	0	0	0	0	0	0	0
DFEEYEDACMON	200.0 mV	200.0 mV	200.0 mV	200.0 mV	19.3 mV	32.3 mV	12.9 mV	45.2 m
DFETAPOVRD	V	×		F	2	2		
DFETAP1	0	0	0	0	0	0	0	0
DFETAP2	0	0	0	0	0	0	0	0
DFETAP3	0	0	0	0	0	0	0	0
DFETAP4	0	0	0	0	0	0	0	0
RX Sampling Point		76 0.598 UI	0.598 UI	0.598 UI	0.598 UI	0.598 UI	0.598 UI	76
ERT Settings	222				1000		1000	
TX Data Pattern	PRES 7-bit	PRES 7-bit	PRBS 7-bit	PRBS 7-bit	PRES 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit

Screenshot of the Low Speed Optical components tests showing TX and RX PLL status.



LSO tests results



		CONTRACTOR OF THE PARTY OF THE						
Loopback Mode	GTX_X0Y28	CTX_X0Y29	GTX_X0Y30	GTX_X0Y31	GTX_X0Y32	GTX_X0V33	GTX_X0Y34	GTX_X0Y35
Channel Reset	Reset	Reset	Faset	Easet	Reset	Peset	Fest	Reset
TX Polarity invert				Q	Q			
TX Error Inject	Inject	Inject	Inject	Inject	Inject	Inject		Inject
TX Diff Output Swing		1					Inject (590 mV (0110)	(590 mV (0110)
11 Contractor Contractor								
TX Pre-Emphasis					a state of the second			0.15 d8 r00001
TX Post-Emphasis								(0.18 dB (00000)
RX Felanty Invent	2	8	8	2				
RX AC Coupling Enable	8	8	8	8	8	8	8	8
RX Termination Voltage		The second se	the second s	201 C C C C C C C C C C C C C C C C C C C	Contraction of the second s	100 million (100 m		MCTAVIT *
RX Equalization	0		THE REAL PROPERTY AND A REAL PROPERTY.	And a second second second second	No.	0	and the second se	
DFEEYEDACMON	200.0 mV	200.0 mV	200.0 mV	200.0 mV	25.8 mV	32.3 mV	6.4 mV	45.2 mV
DFETAPOVRD	2	2	8	R	2	R	8	2
DFET AP1	0	0	0	0	0	0	0	0
DFETAP2	0	0	0	0	0	0	0	0
DFET 4P3	0	0	0	0	6	0	0	0
DFET AP 4	0	0	6	ð 💌	6	0 .	0	0
RX Sampling Point	0.598 UR	0.598 U			0.598 U	0.598 UI	0.598 UI	
BERT Settings								
TX Data Pattern	PRBS 7-bit	PP85 7-bit	PR85 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit	PRBS 7-bit	PRES 7-bit
RX Data Pattern	PRBS 7-bit	PR\$5 7-bit	PRBS 7-bit	PRES 7-bit	PRBS 7-bit	PRES 7-bit	PRBS 7-bit	PRBS 7-bit
RX Bit Error Ratio	1.520E-013	1.520E-013	1.517E-013	1517E-013	6.500E-001	6.500E-001	6.500E-001	6.500E-001
RX Received Bit Count	6.581E012	6.580E012	6.592E012	6.592E012	6.529E010	7.029E012	7.029E012	7.029E012
RX Bit Error Count	0.000E000	0.000E000	0.000E000	0.000E000	4.244E010	4.569E012	4.569E012	4.569E012
BERT Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset
Clocking Settings								
TXOUTCLK Freq (NHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
TXUSRCLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
TXUSRCUK2 Freq diHz	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
RXRECCLK Freq (MHz)	50.02	50.02	50.02	50.02	50.02	50.02	50.02	50.02
RXUSRCLK Freq (MHz)	50.02	\$0.02	50.02	50.02	50.02	50.02	50.02	50.02
FOLISECUS2 Freq dititz		50.02	50.02	50.02	50.02	50.02	50.02	50.02

Screenshot of the Low Speed Optical components tests showing the BER information.






- Next step only concerns the G-Link emulation with the Virtex-6 ML605 evaluation board.
- The scope tests of the optical output (an eye diagram) executed with the evaluation board proved that there is no problem to emulate the G-Link protocol in FPGA.



G-link emulation in Virtex 6








G-link emulation in Virtex-6 The readout scheme

CÉRN





G-link emulation in Virtex 6



							2	2		1,810.767 ns	
Name	Value	40	0 ns	600 ns	800 ns	1,000 ns	1,200 ns	1,400 ns	1,600 ns	1,800 ns	2,000 ns 2
🕨 😽 daq_in[19:0]	55555					000				(\$5555
• 式 roi_in[19:0]	55555				00	000				(\$5555
Ua clk40	0	JULIA	nnnn	mmm	mmm	mmm	mmm	huuuu	mmm		L'UUUUUU
11a clk120	Θ										ם למסטרמנות המתרחמת המתרחמת המחור
🔓 daq_dav	1										
🗓 roi_dav	1										
🔓 daq_rst	Θ										
🍓 roi_rst	Θ		eset								
🗤 daq_lock	1										eros data
🍓 roi_lock	1							sserted			erus uata
式 gdaq[1:0]	2	× 1 × 2							\$\$\$\$\$\$\$\$\$\$\$\$\$\$)%0 *0*0*0*0*****	
16 [1]	1										
[0]	0						μππητητ	Innnnn			
🏹 groi[1:0]	2	<u>1</u>						L	1/2/1/2/1/2/1/2/0	0808080808888	
1. [1]	1										
[0]	0					<u></u>	ψυτυτυτι	μυτουτι			1 1
💑 roi_encoded[23:0]	4fffff	<u>=0X_X</u> XXX	000000	\$00000000	Empty	frames	$\phi \phi $	1000000000000000000000000000000000000	1000000000000000000000000000000000000	00000000	ΦΟΟΟΟΟΟΟΦ
📲 daq_encoded[23:0]	4fffff		$\infty \infty $	\$00000000			\$0000000	$\chi \chi $	<u>IXXXXXXXXX</u>	000000000	φοοοοοοφ
式 roi_byte[7:0]	00								<u> </u>	<mark>IXXXXXXX</mark> XXXXX	XVXVXXXXXXXXXXXXXX
📲 daq_byte[7:0]	00								Sending z		X(\$(%(%(%(%)%()%()%()%()%()%()%()%()%()%()%
									Centuring 2	.0103	
								-			
		·I		Į			ļ	I	I		11
		X1: 1,810.767 ns									


Behavioral simulation results.



G-link emulation in Virtex-6 "An eye diagram"



Scope tests of the optical output (target ML605):



Good result: Rise and Fall time below 240 psec!





- Final step concerns the CMX G-Link communication tests.
- Hardware setup consists of the CMX and ROD card.
- Two LSO components were used to transmit the DAQ and ROI information to the ROD.
- CMX G-Link protocol, which encodes 20 bit of user data, was emulated in FPGA.
- ROD G-Link receiver recovers the user data from the serial data stream and it also checks the framing bits to verify the link stability.






- The final idea for the G-Link protocol tests:
- On receipt of an L1A signal, the G-Link control firmware is obliged to extract data from its diagnostics component.
- The data is connected via a shift register to one of G-Link emulated user data pins.
- The internal logic moves the diagnostic data into the shift register and asserts the Data Available (DAV) signal to the G-Link logic.
- LSO components are being used to transmit the encoded data from G-Link to the RODs.
- An odd parity bit is appended to each G-Link line when the shift register contains have been transmitted.
- The logic de-asserts the DAV signal and the G-Link returns to its quiescent state for at least one clock.
- During the time period when there is no L1A signal, the CMX G-Link protocol transmits so-called fill frames.








Use of DAV signal to frame valid G-Link data (ROD card)



G-Link test results





The ROD front panel. In the current test only the fill frames were transferred to the ROD and the lock between the transmitter and receiver was established.



Conclusions



- The CMX LSO components tests were performed with an IBERT.
- Result is encouraging and indicates that the CMX LSO have capability to be used to transmit the DAQ and ROI information.
- The G-Link emulated protocol was implemented in FPGA.
- The CMX G-Link communication tests with the ROD are in progress. The first results are promising and indicate that the lock between the transmitters and receivers can be established.
- The G-Link protocol tests will be continued.