

MICHIGAN STATE
UNIVERSITY

L1Calo Fibre-Optic Exchange (FOX)

Contributions from: Yuri Ermoline, Brian Ferguson, Murrough Landon, Philippe Laurens, Reinhard Schwienhorst.

Review

3rd November 2017

Daniel Hayden
daniel.hayden@cern.ch



LAr Phase-I Upgrade

- The LHC is foreseen to be upgraded during the shut-down period of December 2018 - February 2021.
- Part of this upgrade will improve the selectivity of EM objects, discrimination power against background emerging from pileup, and the trigger readout of LAr.
- The LAr granularity will be increased by 10 times!





Figure 1: The energy depositions of an electron which carries energy of 70 GeV are illustrated for two cases. (Left) Trigger Tower readout, which sums the energy deposition across the longitudinal layers of the calorimeters in an area of $\Delta\eta \times \Delta\phi = 0.1 \times 0.1$. (Right) Super Cell readout, which provides information for each calorimeter layer for the full η range of the calorimeter, and finer segmentation ($\Delta\eta \times \Delta\phi = 0.025 \times 0.1$) in the front and middle layers.

What is the FOX?

- Need to link the backend of the LAr (LATOMES/DPS) and Tile (TREX), to the feature extractors (FEX).
- Incoming cables contain many fibres that all need to go to specific and different locations (eFEX, jFEX, gFEX).
- The FOX contains this mapping, ideally with a simple and robust scheme, also considering future upgrades.



Hurdles for FOX

- Figure out a mapping scheme that is simple and robust, while also being able to account for specific features.
 - FOX internally divided into LArFOX and TileFOX parts.
 - Incoming cable → FOX → Fibres for specific FEX.
 - Consists of 6 x 2U boxes (4 x LArFOX, 2 x TileFOX).
- The naming scheme will be important, as there are thousands of fibres with unique routes from source to destination: Backend → FOX-In → FOX-Out → FEX.
 - Must also support automatic construction of firmware configuration files.
 - Must be updateable for re-routed links and Phase-II.
- Not possible to fix broken or scratched fibres without intervention. Agreed on 100% spare policy for gFEX.

FEX Details

- Baseline LAr/TREX → FEX link speed is 11.2 Gb/s.
- eFEX:
 - 20 EM supercells equivalent to covering 0.1×0.2 .
 - 16 HAD towers covering $(0.4)^2$.
- jFEX:
 - 16 towers covering $(0.4)^2$.
 - Larger ϕ segmentation in special EMEC & HEC.
 - All FCAL supercells available.
- gFEX:
 - $8 \times (0.2)^2$ towers covering 0.8×0.4 or 0.4×0.8 .
 - FCAL transmitted as 4-5 η rings in 16 ϕ wedges.



How many Fibres per Latome go to each FEX?

Central Latome Example

Total per Latome: 48

Total available to eFEX: 36



Total available to jFEX: 10

Total available to gFEX: 1 (+1 spare)

We know the total, but need to figure out mapping.





EM to eFEX: Layout

- Cells in Eta are numbered from 1-15 in ~ 0.1 or 0.2 increments in $\Delta(\eta)$, depending on where you are (EMB, EMEC, HEC, FCAL).
- Cells in Phi are lettered from A-P, again in 0.1 or 0.2 increments of $\Delta(\phi)$, depending on where you are in the detector.





- Environment overlaps around FEX cores require fibre copies.

jFEX Coverage



One quadrant shown for each jFEX.
Equivalent to 1/4 Connector.
One jFEX covers all Phi.







EM to gFEX: Layout



- The full calorimeter is covered by one gFEX, so no need for overlaps.
- 1 fibre per Latome in the central region (more in EMEC & FCAL).







LATOMES - EM

FCAL1_C	EMEC/HEC EMECHED_C1	EMEC0 EMEC0_C1	EMB/EMEC0 EMBEC0_C1	EMB0 EMB0_C1	EMB0 EMB0_A1	EMB/EMEC0 EMBEC0_A1	EMEC0 EMEC0_A1	EMEC/HEC EMECHED_A1
		EMEC1 EMEC1_C1	EMB/EMEC1 EMBEC1_C1	EMB1 EMB1_C1	EMB1 EMB1_A1	EMB/EMEC1 EMBEC1_A1	EMEC1 EMEC1_A1	
	EMEC/HEC EMECHED_C2	EMEC0 EMEC0_C2	EMB/EMEC0 EMBEC0_C2	EMB0 EMB0_C2	EMB0 EMB0_A2	EMB/EMEC0 EMBEC0_A2	EMEC0 EMEC0_A2	EMEC/HEC EMECHED_A2
		EMEC1 EMEC1_C2	EMB/EMEC1 EMBEC1_C2	EMB1 EMB1_C2	EMB1 EMB1_A2	EMB/EMEC1 EMBEC1_A2	EMEC1 EMEC1_A2	
	EMEC/HEC EMECHED_C3	EMEC0 EMEC0_C3	EMB/EMEC0 EMBEC0_C3	EMB0 EMB0_C3	EMB0 EMB0_A3	EMB/EMEC0 EMBEC0_A3	EMEC0 EMEC0_A3	EMEC/HEC EMECHED_A3
		EMEC1 EMEC1_C3	EMB/EMEC1 EMBEC1_C3	EMB1 EMB1_C3	EMB1 EMB1_A3	EMB/EMEC1 EMBEC1_A3	EMEC1 EMEC1_A3	
	EMEC/HEC EMECHED_C4	EMEC0 EMEC0_C4	EMB/EMEC0 EMBEC0_C4	EMB0 EMB0_C4	EMB0 EMB0_A4	EMB/EMEC0 EMBEC0_A4	EMEC0 EMEC0_A4	EMEC/HEC EMECHED_A4
		EMEC1 EMEC1_C4	EMB/EMEC1 EMBEC1_C4	EMB1 EMB1_C4	EMB1 EMB1_A4	EMB/EMEC1 EMBEC1_A4	EMEC1 EMEC1_A4	
	EMEC/HEC EMECHED_C5	EMEC0 EMEC0_C5	EMB/EMEC0 EMBEC0_C5	EMB0 EMB0_C5	EMB0 EMB0_A5	EMB/EMEC0 EMBEC0_A5	EMEC0 EMEC0_A5	EMEC/HEC EMECHED_A5
		EMEC1 EMEC1_C5	EMB/EMEC1 EMBEC1_C5	EMB1 EMB1_C5	EMB1 EMB1_A5	EMB/EMEC1 EMBEC1_A5	EMEC1 EMEC1_A5	
	EMEC/HEC EMECHED_C6	EMEC0 EMEC0_C6	EMB/EMEC0 EMBEC0_C6	EMB0 EMB0_C6	EMB0 EMB0_A6	EMB/EMEC0 EMBEC0_A6	EMEC0 EMEC0_A6	EMEC/HEC EMECHED_A6
		EMEC1 EMEC1_C6	EMB/EMEC1 EMBEC1_C6	EMB1 EMB1_C6	EMB1 EMB1_A6	EMB/EMEC1 EMBEC1_A6	EMEC1 EMEC1_A6	
	EMEC/HEC EMECHED_C7	EMEC0 EMEC0_C7	EMB/EMEC0 EMBEC0_C7	EMB0 EMB0_C7	EMB0 EMB0_A7	EMB/EMEC0 EMBEC0_A7	EMEC0 EMEC0_A7	EMEC/HEC EMECHED_A7
		EMEC1 EMEC1_C7	EMB/EMEC1 EMBEC1_C7	EMB1 EMB1_C7	EMB1 EMB1_A7	EMB/EMEC1 EMBEC1_A7	EMEC1 EMEC1_A7	
	EMEC/HEC EMECHED_C8	EMEC0 EMEC0_C8	EMB/EMEC0 EMBEC0_C8	EMB0 EMB0_C8	EMB0 EMB0_A8	EMB/EMEC0 EMBEC0_A8	EMEC0 EMEC0_A8	EMEC/HEC EMECHED_A8
		EMEC1 EMEC1_C8	EMB/EMEC1 EMBEC1_C8	EMB1 EMB1_C8	EMB1 EMB1_A8	EMB/EMEC1 EMBEC1_A8	EMEC1 EMEC1_A8	

Key	
LArFOX_B	
LArFOX_D	
LArFOX_A	
LArFOX_C	
TileFOX_E	
TileFOX_F	

LATOMES/TREX - Had

FCAL2_C	EMEC/HEC EMECHEC_C1	TREX_eFEX_C_1 TREX_jFEX_C_1 TREX_gFEX_C_1	TREX_eFEX_A_1 TREX_jFEX_A_1 TREX_gFEX_A_1	EMEC/HEC EMECHEC_A1	FCAL2_A
	EMEC/HEC EMECHEC_C2			EMEC/HEC EMECHEC_A2	
	EMEC/HEC EMECHEC_C3	TREX_eFEX_C_2 TREX_jFEX_C_2 TREX_gFEX_C_2	TREX_eFEX_A_2 TREX_jFEX_A_2 TREX_gFEX_A_2	EMEC/HEC EMECHEC_A4	
	EMEC/HEC EMECHEC_C4			EMEC/HEC EMECHEC_A4	
	EMEC/HEC EMECHEC_C5	TREX_eFEX_C_3 TREX_jFEX_C_3 TREX_gFEX_C_3	TREX_eFEX_A_3 TREX_jFEX_A_3 TREX_gFEX_A_3	EMEC/HEC EMECHEC_A5	
	EMEC/HEC EMECHEC_C6			EMEC/HEC EMECHEC_A6	
	EMEC/HEC EMECHEC_C7	TREX_eFEX_C_4 TREX_jFEX_C_4 TREX_gFEX_C_4	TREX_eFEX_A_4 TREX_jFEX_A_4 TREX_gFEX_A_4	EMEC/HEC EMECHEC_A7	
	EMEC/HEC EMECHEC_C8			EMEC/HEC EMECHEC_A8	

Key	
LArFOX_B	
LArFOX_D	
LArFOX_A	
LArFOX_C	
TileFOX_E	
TileFOX_F	

Latomes, Fibres, and FEXs


LATOME type	Detector	$\Delta\Phi$	$ \eta $	# SCS	# LATOME boards
EMB	EMB	0.393	0-0.8	320	32
EMB/EMEC	EMB,EMEC	0.393	0.8-1.6	320	32
EMEC	EMEC	0.393	1.6-2.4	312	32
EMEC/HEC	EMEC	0.785	2.4-3.2	80	16
	HEC		1.5-3.2	96	
FCAL1	FCAL Layer 1	6.280	3.1-4.9	192	2
FCAL2	FCAL Layers 2&3	6.280	3.2-4.9	192	2


Table 3: Coverage and number of the various LATOME board types.

LATOME type	Number of Fibers (Unique)				Channels per Fiber		
	eFEX	jFEX	gFEX	all	eFEX	jFEX	gFEX
EMB ₀	30(16)	6(2)	1	37(19)	20	16	8
EMB ₁	20(16)	6(2)	1	27(19)	20	16	8
EMB/EMEC ₀	30(16)	6(2)	1	37(19)	20	16	8
EMB/EMEC ₁	20(16)	6(2)	1	27(19)	20	16	8
EMEC ₀	24(16)	5(2)	1	30(19)	18-20	16	8
EMEC ₁	16(16)	5(2)	1	22(19)	18-20	16	8
EMEC/HEC	15(10)	21(9)	4	40(23)	16-20	8-16	14-16
FCAL1	-	16	5	21	-	12	16
FCAL2	-	16	4	20	-	12	16

Table 4: Output fiber count and content for each of the LATOME types.

FOX Overview







Y.27-02.A2


Y.26-02.A2



U
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1



Preliminary Rack Layout

- Current plan is to use 6 x 2U-high boxes.
- eFEX may need extra crate - gets tight.
- Minimal latency path: across racks from DPS and to gFEX, via back to jFEX, and via hole between racks to back of eFEX.





Naming

Everywhere:


1 = (I) = B
1 = (O) = C

LArFOX Boxes:

1 < (I/O) < 4 = L
>= 4 (O) = X
>= 4 (I) = Y

TileFOX Boxes:

jFEX first half = T
jFEX output = J
gFEX output = G





Ribbon Type (27)	LArFOX B	LArFOX D	LArFOX A+C	TileFOX E+F	Total (212)
L1	16	16	16	-	48
L2	16	-	-	-	16
L3	-	16	16	-	32
L4	-	-	8	-	8
L5	-	-	2	-	2
X1	-	-	2	-	2
X2	-	2	-	-	2
X3	-	-	4	-	4
X4	-	-	2	-	2
Y1	-	-	12	-	12
Y2	-	-	4	-	4
B1	-	-	4	-	4
B2	-	-	-	8	8
B3	-	-	-	4	4
C1	8	-	-	-	8
C2	-	-	-	6	6
T1	-	-	-	4	4
T2	-	-	-	4	4
T3	-	-	-	4	4
T4	-	-	-	4	4
G1	-	-	-	2	2
G2	-	-	-	4	4
G3	-	-	-	2	2
G4	-	-	-	2	2
J1	-	-	-	8	8
J2	-	-	-	8	8
J3	-	-	-	8	8



Fibre Mapping

TileFOX Coverage (One quadrant)



EM Central (A/C)



EM Central (B)





EM Central (D)





TileFOX Coverage (One quadrant)

EMEC/HEC



Not including HEC overlap (+1 fibre for each jFEX to include)

TREX Had jFEX




Detector Location Notation

L_ϕ	EMB and EMEC($I_\eta < 12$)	EMEC($I_\eta \geq 12$)	HEC($I_\eta < 12$)	HEC($I_\eta \geq 12$)	FCAL	I_η	EMB	EMEC	HEC	FCAL
A	0.000-0.098	0.000-0.196	0.000-0.098	0.000-0.196	0.000-0.393	1	0.0-0.1	1.4-1.5	-	3.2-3.6
B	0.098-0.196	0.196-0.393	0.098-0.196	0.196-0.393	0.393-0.785	2	0.1-0.2	1.5-1.6	1.5-1.6	3.6-4.0
C	0.196-0.295	0.393-0.589	0.196-0.295	0.393-0.589	0.785-1.178	3	0.2-0.3	1.6-1.7	1.6-1.7	4.0-4.4
D	0.295-0.393	0.589-0.785	0.295-0.393	0.589-0.785	1.178-1.570	4	0.3-0.4	1.7-1.8	1.7-1.8	4.4-4.9
E	0.393-0.491	0.785-0.982	0.393-0.491	0.785-0.982	1.570-1.963	5	0.4-0.5	1.8-1.9	1.8-1.9	-
F	0.491-0.589	0.982-1.178	0.491-0.589	0.982-1.178	1.963-2.356	6	0.5-0.6	1.9-2.0	1.9-2.0	-
G	0.589-0.687	1.178-1.374	0.589-0.687	1.178-1.374	2.356-2.748	7	0.6-0.7	2.0-2.1	2.0-2.1	-
H	0.687-0.785	1.374-1.570	0.687-0.785	1.374-1.570	2.748-3.140	8	0.7-0.8	2.1-2.2	2.1-2.2	-
I	0.785-0.884	-	0.785-0.884	-	3.140-3.533	9	0.8-0.9	2.2-2.3	2.2-2.3	-
J	0.884-0.982	-	0.884-0.982	-	3.533-3.926	10	0.9-1.0	2.3-2.4	2.3-2.4	-
K	0.982-1.080	-	0.982-1.080	-	3.926-4.318	11	1.0-1.1	2.4-2.5	2.4-2.5	-
L	1.080-1.178	-	1.080-1.178	-	4.318-4.710	12	1.1-1.2	2.5-2.7	2.5-2.7	-
M	1.178-1.276	-	1.178-1.276	-	4.710-5.103	13	1.2-1.3	2.7-2.9	2.7-2.9	-
N	1.276-1.374	-	1.276-1.374	-	5.103-5.496	14	1.3-1.4	2.9-3.1	2.9-3.1	-
O	1.374-1.473	-	1.374-1.473	-	5.496-5.888	15	1.4-1.5	3.1-3.2	3.1-3.2	-
P	1.473-1.570	-	1.473-1.570	-	5.888-6.280					



Illustrative (Old) Mapping Example

1, 2	3	4	5
7, 8, 13, 14	9, 15	10, 16	11, 17
19, 20, 25, 26	21, 27	22, 28	23, 29
31, 32	33	34	35



Fibre	Type	Location
1	EFEX	8A 7A
2	EFEX	8A 7A
3	EFEX	6A 5A
4	EFEX	4A 3A
5	EFEX	2A 1A
6	EFEX	None
7	EFEX	8B 7B
8	EFEX	8B 7B
9	EFEX	6B 5B
10	EFEX	4B 3B
11	EFEX	2B 1B
12	EFEX	None
13	EFEX	8B 7B
14	EFEX	8B 7B
15	EFEX	6B 5B
16	EFEX	4B 3B
17	EFEX	2B 1B
18	EFEX	None
19	EFEX	8C 7C
20	EFEX	8C 7C
21	EFEX	6C 5C
22	EFEX	4C 3C
23	EFEX	2C 1C
24	EFEX	None
25	EFEX	8C 7C
26	EFEX	8C 7C
27	EFEX	6C 5C
28	EFEX	4C 3C
29	EFEX	2C 1C
30	EFEX	None
31	EFEX	8D 7D
32	EFEX	8D 7D
33	EFEX	6D 5D
34	EFEX	4D 3D
35	EFEX	2D 1D
36	EFEX	None

Illustrative (Old) Mapping Example




Fibre	Type	Location							
37	JFEX	1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D
38	JFEX	1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D
39	JFEX	1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D
40	JFEX	None None	None None	None None	None None	None None	None None	None None	None None
41	JFEX	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D
42	JFEX	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D
43	JFEX	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D
44	JFEX	None None	None None	None None	None None	None None	None None	None None	None None
45	JFEX	None None	None None	None None	None None	None None	None None	None None	None None
46	JFEX	None None	None None	None None	None None	None None	None None	None None	None None

Last two rows of “none” to fill space.


Illustrative (Old) Mapping Example

1, 2



Fibre	Type	Location															
		1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D
47	GFEX	1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D
48	GFEX	1A 2A	3A 4A	1B 2B	3B 4B	1C 2C	3C 4C	1D 2D	3D 4D	5A 6A	7A 8A	5B 6B	7B 8B	5C 6C	7C 8C	5D 6D	7D 8D

Illustrative (Old) Mapping Example



Fibre	Cell1	Cell2	Type	Side	Octant	L1 In	L1 Out
1	9A	10A	EMBEC0	A	1	A1	D1
2	9A	10A	EMBEC0	A	1	A2	D2
3	11A	12A	EMBEC0	A	1	A3	D3
4	13A	14A	EMBEC0	A	1	A4	D4
5	15A	2A	EMBEC0	A	1	A5	D5
6	None	None	EMBEC0	A	1	A6	D6
7	9B	10B	EMBEC0	A	1	A7	D7
8	9B	10B	EMBEC0	A	1	A8	D8
9	11B	12B	EMBEC0	A	1	A9	D9
10	13B	14B	EMBEC0	A	1	A10	D10
11	15B	2B	EMBEC0	A	1	A11	D11
12	None	None	EMBEC0	A	1	A12	D12
13	9B	10B	EMBEC0	A	1	A13	C1
14	9B	10B	EMBEC0	A	1	A14	C2
15	11B	12B	EMBEC0	A	1	A15	C3
16	13B	14B	EMBEC0	A	1	A16	C4
17	15B	2B	EMBEC0	A	1	A17	C5
18	None	None	EMBEC0	A	1	A18	C6
19	9C	10C	EMBEC0	A	1	A19	D13
20	9C	10C	EMBEC0	A	1	A20	D14
21	11C	12C	EMBEC0	A	1	A21	D15
22	13C	14C	EMBEC0	A	1	A22	D16
23	15C	2C	EMBEC0	A	1	A23	D17
24	None	None	EMBEC0	A	1	A24	D18
25	9C	10C	EMBEC0	A	1	A25	C7
26	9C	10C	EMBEC0	A	1	A26	C8
27	11C	12C	EMBEC0	A	1	A27	C9
28	13C	14C	EMBEC0	A	1	A28	C10
29	15C	2C	EMBEC0	A	1	A29	C11
30	None	None	EMBEC0	A	1	A30	C12
31	9D	10D	EMBEC0	A	1	A31	C13
32	9D	10D	EMBEC0	A	1	A32	C14
33	11D	12D	EMBEC0	A	1	A33	C15
34	13D	14D	EMBEC0	A	1	A34	C16
35	15D	2D	EMBEC0	A	1	A35	C17
36	None	None	EMBEC0	A	1	A36	C18




Figure 1: Diagram of ribbon assembly type L1

Illustrative (Old) Mapping Example

The "dead" rows of 6 tacked onto end of C and D connector. 28

Fibre	Cell1	Cell2	Type	Side	Octant	L1 In	L1 Out
1	9E	10E	EMBEC1	A	1	B1	C19
2	9E	10E	EMBEC1	A	1	B2	C20
3	11E	12E	EMBEC1	A	1	B3	C21
4	13E	14E	EMBEC1	A	1	B4	C22
5	15E	2E	EMBEC1	A	1	B5	C23
6	None	None	EMBEC1	A	1	B6	C24
7	9F	10F	EMBEC1	A	1	B7	C25
8	9F	10F	EMBEC1	A	1	B8	C26
9	11F	12F	EMBEC1	A	1	B9	C27
10	13F	14F	EMBEC1	A	1	B10	C28
11	15F	2F	EMBEC1	A	1	B11	C29
12	None	None	EMBEC1	A	1	B12	C30
13	None	None	EMBEC1	A	1	B13	C31
14	None	None	EMBEC1	A	1	B14	C32
15	None	None	EMBEC1	A	1	B15	C33
16	None	None	EMBEC1	A	1	B16	C34
17	None	None	EMBEC1	A	1	B17	C35
18	None	None	EMBEC1	A	1	B18	C36
19	9G	10G	EMBEC1	A	1	B19	C37
20	9G	10G	EMBEC1	A	1	B20	C38
21	11G	12G	EMBEC1	A	1	B21	C39
22	13G	14G	EMBEC1	A	1	B22	C40
23	15G	2G	EMBEC1	A	1	B23	C41
24	None	None	EMBEC1	A	1	B24	C42
25	None	None	EMBEC1	A	1	B25	D19
26	None	None	EMBEC1	A	1	B26	D20
27	None	None	EMBEC1	A	1	B27	D21
28	None	None	EMBEC1	A	1	B28	D22
29	None	None	EMBEC1	A	1	B29	D23
30	None	None	EMBEC1	A	1	B30	D24
31	9H	10H	EMBEC1	A	1	B31	C43
32	9H	10H	EMBEC1	A	1	B32	C44
33	11H	12H	EMBEC1	A	1	B33	C45
34	13H	14H	EMBEC1	A	1	B34	C46
35	15H	2H	EMBEC1	A	1	B35	C47
36	None	None	EMBEC1	A	1	B36	C48





Figure 1: Diagram of ribbon assembly type L1


Complete Ribbon Mapping

All 27 Ribbon Types

[\[EDMS Document\]](#)



Fibre	FEX	LATOME	Side	Octant	L1 In	L1 Out	Cell1	Cell2	Cell3	Cell4	Cell5	Cell6	Cell7	Cell8	Cell9	Cell10	Cell11	Cell12	Cell13	Cell14	Cell15	Cell16	Cell17	Cell18	Cell19	Cell20	Cell21	Cell22		
37	jFEX	EMBEC0	A	1	A37	E1	9A	10A	11A	12A	9B	10B	11B	12B	9C	10C	11C	12C	9D	10D	11D	12D								
38	jFEX	EMBEC0	A	1	A38	E2	9A	10A	11A	12A	9B	10B	11B	12B	9C	10C	11C	12C	9D	10D	11D	12D								
39	jFEX	EMBEC0	A	1	A39	E3	9A	10A	11A	12A	9B	10B	11B	12B	9C	10C	11C	12C	9D	10D	11D	12D								
40	jFEX	EMBEC0	A	1	A40	E4	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None							
41	jFEX	EMBEC0	A	1	A41	E5	13A	14A	15A	2A	13B	14B	15B	2B	13C	14C	15C	2C	13D	14D	15D	2D								
42	jFEX	EMBEC0	A	1	A42	E6	13A	14A	15A	2A	13B	14B	15B	2B	13C	14C	15C	2C	13D	14D	15D	2D								
43	jFEX	EMBEC0	A	1	A43	E7	13A	14A	15A	2A	13B	14B	15B	2B	13C	14C	15C	2C	13D	14D	15D	2D								
44	jFEX	EMBEC0	A	1	A44	E8	None	None	None	2A	None	None	None	2B	None	None	None	2C	None	None	None	2D								
45	jFEX	EMBEC0	A	1	A45	E9	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None								
46	jFEX	EMBEC0	A	1	A46	E10	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None								
47	gFEX	EMBEC0	A	1	A47	E11	9A	10A	11A	12A	9B	10B	11B	12B	9C	10C	11C	12C	9D	10D	11D	gFEX Continuation not shown →								
48	gFEX	EMBEC0	A	1	A48	E12	9A	10A	11A	12A	9B	10B	11B	12B	9C	10C	11C	12C	9D	10D	11D	gFEX Continuation not shown →								
37	jFEX	EMBEC1	A	1	B37	E1	9E	10E	11E	12E	9F	10F	11F	12F	9G	10G	11G	12G	9H	10H	11H	12H								
38	jFEX	EMBEC1	A	1	B38	E2	9E	10E	11E	12E	9F	10F	11F	12F	9G	10G	11G	12G	9H	10H	11H	12H								
39	jFEX	EMBEC1	A	1	B39	E3	9E	10E	11E	12E	9F	10F	11F	12F	9G	10G	11G	12G	9H	10H	11H	12H								
40	jFEX	EMBEC1	A	1	B40	E4	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None								
41	jFEX	EMBEC1	A	1	B41	E5	13E	14E	15E	2E	13F	14F	15F	2F	13G	14G	15G	2G	13H	14H	15H	2H								
42	jFEX	EMBEC1	A	1	B42	E6	13E	14E	15E	2E	13F	14F	15F	2F	13G	14G	15G	2G	13H	14H	15H	2H								
43	jFEX	EMBEC1	A	1	B43	E7	13E	14E	15E	2E	13F	14F	15F	2F	13G	14G	15G	2G	13H	14H	15H	2H								
44	jFEX	EMBEC1	A	1	B44	E8	None	None	None	2E	None	None	None	2F	None	None	None	2G	None	None	None	2H								
45	jFEX	EMBEC1	A	1	B45	E9	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None								
46	jFEX	EMBEC1	A	1	B46	E10	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None	None								
47	gFEX	EMBEC1	A	1	B47	E11	9E	10E	11E	12E	9F	10F	11F	12F	9G	10G	11G	12G	9H	10H	11H	gFEX Continuation not shown →								
48	gFEX	EMBEC1	A	1	B48	E12	9E	10E	11E	12E	9F	10F	11F	12F	9G	10G	11G	12G	9H	10H	11H	gFEX Continuation not shown →								

FOX Box Internal Detail



LArFOX_A and LArFOX_C Panel Schematic (Example: C, can be replaced with A)


Front	EMB 0_C1 48	EMB 0_C2 48	EMB 0_C3 48	EMB 0_C4 48	EMB 0_C5 48	EMB 0_C6 48	EMB 0_C7 48	EMB 0_C8 48	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	EMEC HEC _C1 48	EMEC HEC _C3 48	EMEC HEC _C5 48	EMEC HEC _C7 48	TREX eFEX 48	TREX eFEX 48						
	EMB 1_C1 48	EMB 1_C2 48	EMB 1_C3 48	EMB 1_C4 48	EMB 1_C5 48	EMB 1_C6 48	EMB 1_C7 48	EMB 1_C8 48	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	EMEC HEC _C2 48	EMEC HEC _C4 48	EMEC HEC _C6 48	EMEC HEC _C8 48	TREX eFEX 48	TREX eFEX 48			FCAL1 _C 48	FCAL2 _C 48		



Key

- Input from LATOME/TREX
- Input from FOX Box
- Output to FOX Box
- Output to FEX
- Intermediate
- Unused
- Window

Back		eFEX B_1 ACon 48	eFEX B_3 ACon 48	eFEX B_5 ACon 48	eFEX B_7 ACon 48	TREX eFEX to D 48	TileFOX E 48	TileFOX E 48	TileFOX F 48	TileFOX F 48	TileFOX E 24	TileFOX E 12		eFEX C_1 CCon 48	eFEX C_3 CCon 48	eFEX C_5 CCon 48	eFEX C_7 CCon 48	eFEX C_1 DCon 48	eFEX C_3 DCon 48	eFEX C_5 DCon 48	eFEX C_7 DCon 48		
		eFEX B_2 ACon 48	eFEX B_4 ACon 48	eFEX B_6 ACon 48	eFEX B_8 ACon 48	TREX eFEX to D 48	TileFOX E 24	TileFOX E 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 12		eFEX C_2 CCon 48	eFEX C_4 CCon 48	eFEX C_6 CCon 48	eFEX C_8 CCon 48	eFEX C_2 DCon 48	eFEX C_4 DCon 48	eFEX C_6 DCon 48	eFEX C_8 DCon 48		




LArFOX_B Panel Schematic


Front

EMBEC 0_C1 48	EMBEC 0_C2 48	EMBEC 0_C3 48	EMBEC 0_C4 48	EMBEC 0_C5 48	EMBEC 0_C6 48	EMBEC 0_C7 48	EMBEC 0_C8 48	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	EMBEC 0_A1 48	EMBEC 0_A2 48	EMBEC 0_A3 48	EMBEC 0_A4 48	EMBEC 0_A5 48	EMBEC 0_A6 48	EMBEC 0_A7 48	EMBEC 0_A8 48
EMBEC 1_C1 48	EMBEC 1_C2 48	EMBEC 1_C3 48	EMBEC 1_C4 48	EMBEC 1_C5 48	EMBEC 1_C6 48	EMBEC 1_C7 48	EMBEC 1_C8 48	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	EMBEC 1_A1 48	EMBEC 1_A2 48	EMBEC 1_A3 48	EMBEC 1_A4 48	EMBEC 1_A5 48	EMBEC 1_A6 48	EMBEC 1_A7 48	EMBEC 1_A8 48

Middle



Middle




Back

		eFEX C_1 BCon 48	eFEX C_3 BCon 48	eFEX C_5 BCon 48	eFEX C_7 BCon 48				eFEX B_1 CCon 48	eFEX B_3 CCon 48	eFEX B_5 CCon 48	eFEX B_7 CCon 48				eFEX A_1 BCon 48	eFEX A_3 BCon 48	eFEX A_5 BCon 48	eFEX A_7 BCon 48		
		eFEX C_2 BCon 48	eFEX C_4 BCon 48	eFEX C_6 BCon 48	eFEX C_8 BCon 48				eFEX B_2 CCon 48	eFEX B_4 CCon 48	eFEX B_6 CCon 48	eFEX B_8 CCon 48				eFEX A_2 BCon 48	eFEX A_4 BCon 48	eFEX A_6 BCon 48	eFEX A_8 BCon 48		

Key

- Input from LATOME/TREX
- Input from FOX Box
- Output to FOX Box
- Output to FEX
- Intermediate
- Unused
- Window




LArFOX_D Panel Schematic

Front

EMEC 0_C1 48	EMEC 0_C2 48	EMEC 0_C3 48	EMEC 0_C4 48	EMEC 0_C5 48	EMEC 0_C6 48	EMEC 0_C7 48	EMEC 0_C8 48	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	TileFOX E 24	EMEC 0_A1 48	EMEC 0_A2 48	EMEC 0_A3 48	EMEC 0_A4 48	EMEC 0_A5 48	EMEC 0_A6 48	EMEC 0_A7 48	EMEC 0_A8 48
EMEC 1_C1 48	EMEC 1_C2 48	EMEC 1_C3 48	EMEC 1_C4 48	EMEC 1_C5 48	EMEC 1_C6 48	EMEC 1_C7 48	EMEC 1_C8 48	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	TileFOX F 24	EMEC 1_A1 48	EMEC 1_A2 48	EMEC 1_A3 48	EMEC 1_A4 48	EMEC 1_A5 48	EMEC 1_A6 48	EMEC 1_A7 48	EMEC 1_A8 48

Middle




Back

		eFEX C_1 ACon 48	eFEX C_3 ACon 48	eFEX C_5 ACon 48	eFEX C_7 ACon 48				eFEX B_1 DCon 48	eFEX B_2 DCon 48	TREX Had from A/C 48	TREX Had from A/C 48	eFEX B_5 DCon 48	eFEX B_6 DCon 48				eFEX A_1 ACon 48	eFEX A_3 ACon 48	eFEX A_5 ACon 48	eFEX A_7 ACon 48		
		eFEX C_2 ACon 48	eFEX C_4 ACon 48	eFEX C_6 ACon 48	eFEX C_8 ACon 48				eFEX B_3 DCon 48	eFEX B_4 DCon 48	TREX Had from A/C 48	TREX Had from A/C 48	eFEX B_7 DCon 48	eFEX B_8 DCon 48				eFEX A_2 ACon 48	eFEX A_4 ACon 48	eFEX A_6 ACon 48	eFEX A_8 ACon 48		



Key

- Input from LATOME/TREX
- Input from FOX Box
- Output to FOX Box
- Output to FEX
- Intermediate
- Unused
- Window



TileFOX_E and TileFOX_F Panel Schematic (Example: E, can be replaced with F)

Front	EMEC/ HEC from C 48	EMEC/ HEC from A 48		TREX jFEX C 48	TREX jFEX C 48		EMB/ EMEC from B 49	EMB/ EMEC from B 48		EMEC from D 48	EMEC from D 48		EMB from C 48	EMB from C 48		FCAL jFEX from C 48		TREX gFEX 48	TREX gFEX 48		FCAL gFEX from C 12	EMEC/ HEC gFEX from C 24	EMEC/ HEC gFEX from A 24
	EMEC/ HEC from C 48	EMEC/ HEC from A 48		TREX jFEX A 48	TREX jFEX A 48		EMB/ EMEC from B 48	EMB/ EMEC from B 48		EMEC from D 48	EMEC from D 48		EMB from A 48	EMB from A 48		FCAL jFEX from A 48		TREX gFEX 48	TREX gFEX 48		FCAL gFEX from A 12	EMEC/ HEC gFEX from C 24	EMEC/ HEC gFEX from A 24



Key



- Input from LATOME/TREX
- Input from FOX Box
- Output to FOX Box
- Output to FEX
- Intermediate
- Unused
- Window

Back		jFEX 1C Con1 72		jFEX 2C Con1 72		jFEX 3C Con1 72		jFEX 1A Con1 72							jFEX 2A Con1 72	jFEX 3A Con1 72		eFEX C_3 DCon 48	eFEX C_5 DCon 48	eFEX C_7 DCon 48	
		jFEX 1C Con2 72		jFEX 2C Con2 72		jFEX 3C Con2 72		jFEX 1A Con2 72							jFEX 2A Con2 72	jFEX 3A Con2 72		eFEX C_4 DCon 48	eFEX C_6 DCon 48	eFEX C_8 DCon 48	



Output Fibre Order

MTP Connector



- Key-Up to Key-Down.
- Modules have M-Con.
- Cables have F-Con.




Figure 7: Fiber numbering in 72-fibers female MTP.

D. Hayden

Figure 6: Fiber numbering in 48-fibers female MTP.

eFEX Layout, Connectors, and Naming.


eFEX_C_1	eFEX_B_1	eFEX_A_1
eFEX_C_2	eFEX_B_2	eFEX_A_2
eFEX_C_3	eFEX_B_3	eFEX_A_3
eFEX_C_4	eFEX_B_4	eFEX_A_4
eFEX_C_5	eFEX_B_5	eFEX_A_5
eFEX_C_6	eFEX_B_6	eFEX_A_6
eFEX_C_7	eFEX_B_7	eFEX_A_7
eFEX_C_8	eFEX_B_8	eFEX_A_8

Connector Coverage


Overlap	Central	Central	Overlap
Hadronic			

Connector Naming


eFEX_C and eFEX_B



eFEX_A




EM




eFEX C
Output
Ordering

Had



9-36, 47-48: Spare
9-12, 19-24,
31-48: Spare

Spare = Dark Fibre



EM

1	1	13	25	37	1	13	25	37	37
2,4	2,4	14,16	26,28	38,40	2,4	14,16	26,28	38,40	38,40
3,5	3,5	15,17	27,29	39,41	3,5	15,17	27,29	39,41	39,41
6	6	18	30	42	6	18	30	42	42
7	7	19	31	43	7	19	31	43	43
8	8	20	32	44	8	20	32	44	44
9	9	21	33	45	9	21	33	45	45
10	10	22	34	46	10	22	34	46	46


eFEX B Output Ordering

11-36, 47-48: Spare
7-12, 19-24, 31-48: Spare

Spare = Dark Fibre

Had

1	4	13	16	25	28
2	5	14	17	26	29
3	6	15	18	27	30



jFEX Layout, Connectors, and Naming.

jFEX_1C Con1	jFEX_2C Con1	jFEX_3C Con1	jFEX_3A Con1	jFEX_2A Con1	jFEX_1A Con1
jFEX_1C Con2	jFEX_2C Con2	jFEX_3C Con2	jFEX_3A Con2	jFEX_2A Con2	jFEX_1A Con2
jFEX_1C Con3	jFEX_2C Con3	jFEX_3C Con3	jFEX_3A Con3	jFEX_2A Con3	jFEX_1A Con3
jFEX_1C Con4	jFEX_2C Con4	jFEX_3C Con4	jFEX_3A Con4	jFEX_2A Con4	jFEX_1A Con4

EM

1	2	3	4	5	6
7	8	9	10	11	12
13	14	15	16	17	18
19	20	21	22	23	24

J1 (1C/1A)
Output
Ordering

Had

25	27	29	31	49	33	35
26	28	30	32		34	36
37	39	41	43	50	45	47
38	40	42	44		46	48

51-72 Spare
Spare = Dark Fibre

EM

1	2	3	4	5	6
7	8	9	10	11	12
13	14	15	16	17	18
19	20	21	22	23	24

J2 (2C/2A)
Output
Ordering

Had

25	27	49	29	31	33	35
26	28		30	32	34	36
37	39	50	41	43	45	47
38	40		42	44	46	48

51-72 Spare
Spare = Dark Fibre

EM

1	2	3	4	5	6
7	8	9	10	11	12
13	14	15	16	17	18
19	20	21	22	23	24

J3 (3C/3A)
Output
Ordering

Had

49	25	27	29	31	33	35
	26	28	30	32	34	36
50	37	39	41	43	45	47
	38	40	42	44	46	48

51-72 Spare
Spare = Dark Fibre

gFEX Layout, Connectors, and Naming.

<p><u>EM+Had</u> <u>+FCAL</u> Con gFEX5 $\eta < -2.5$</p>	<p><u>EM</u> Con gFEX1 $-2.4 < \eta < 0.0$</p> <p><u>Had</u> Con gFEX3 $-2.5 < \eta < 0.0$</p>	<p><u>EM</u> Con gFEX2 $0.0 < \eta < 2.4$</p> <p><u>Had</u> Con gFEX4 $0.0 < \eta < 2.5$</p>	<p><u>EM+Had</u> <u>+FCAL</u> Con gFEX6 $\eta > 2.5$</p>
---	--	--	--

Only one gFEX, so name the connectors.

EM

1	9	17
2	10	18
3	11	19
4	12	20
5	13	21
6	14	22
7	15	23
8	16	24
25	33	41
26	34	42
27	35	43
28	36	44
29	37	45
30	38	46
31	39	47
32	40	48

Had

9				
10	1	2	3	4
11				
12				
13	5	6	7	8
14				
15				
16				
33	25	26	27	28
34				
35				
36				
37	29	30	31	32
38				
39				
40				

gFEX_1/2 (EM)
G3-Type

Part 1 (24w)

Part 2 (24w)

gFEX_3/4 (Had)
G4-Type

Part 1 (24w)


17-24: Spare

Part 2 (24w)


41-48: Spare

Output
Ordering

EM



Had



gFEX_5/6
G2-Type
Output
Ordering

Part 1 (24w)




15-24: Spare

Part 2 (24w)

39-48: Spare

FOX Box and Assembly Mechanical Details

6	5	4	3	2	1
P/N	DESCRIPTION				
18872	CASE FOR RIBBON				
18913	CASE FOR ROUND TUBING				



PRELIMINARY

<p>USCONEC LTD. PROPRIETARY THIS DOCUMENT AND THE ASSOCIATED DATA CONTAIN RESTRICTED INFORMATION THAT IS USCONEC LTD. PROPERTY. DISCLOSE OR DUPLICATE FOR OTHERS ONLY AS AUTHORIZED BY USCONEC LTD.</p>		
<p>Material:</p>		
REV	DATE	DESCRIPTION
X1	X/XX/17	

CUSTOMER DRAWING

DIMENSIONS FOR REFERENCE ONLY

THIRD ANGLE PROJECTION

METRIC/mm





▲ DENOTES CRITICAL DIMENSION

USCONEC
Hickory, NC
800-769-0944
www.usconec.com

TITLE
CASE, SHUFFLE

SIZE **A3** S&M Part No.: SEE TABLE DWG NO. **C18872** REV **X1**

SCALE N.T.S. Drafter **craigconrad** Date: **4/19/2017** SHEET **1** OF **1**




Up to 48 MTP connectors
on front/back panels.

Box Height: 2U.

Box Depth: ~60cm

Rack Depth: 80cm

Box Width: ~50cm



Internal patch panels
using “fingers”, and
assemblies secured
using “rakes”.

Testing and Validation

- Assembly/Ribbon Mapping.
 - On Paper: **DONE**. Checks logical mapping of each ribbon type.
 - Automatic: **IN PROGRESS**. Test program to build the FOX virtually, test every mapping connection of every ribbon from beginning to end.
 - Physical Subset: **NOT STARTED**. Order small set of ribbons to have a limited pass-through of the FOX, test mapping and light loss.
 - Final: **NOT STARTED**. Once full order + spares arrive, test at least one of each ribbon-type, as well as per box / total pass through.
- Light loss, connectivity, etc.
 - Done at Physical Subset, and Final stages.
- Mechanical boxes.
 - Ribbon mock-ups used initially to design box parameters.
 - Physical Subset used to confirm box design.
 - Design/Building at MSU allows for changes to be made as needed.

Timeline

- Mid-October: Initial Cost Estimate for Full system from Sylex.
- Early November: First metal box (LArFOX B) produced at MSU. L1Calo Review, to get approval to order subset of assemblies for physical tests.
- December: All metal boxes produced at MSU (LArFOX A/C, LArFOX D, TileFOX E/F). Narrow pass through for all boxes arrives at MSU, i.e. an adequate subset (and spares) of assemblies to test mapping and light loss tests.
- End of January: Assembly and Tests done at MSU (as described above).
- February: Show results in L1Calo Meeting / PRR, and seek approval to order all remaining components from Sylex.
- March-April: Components arrive at CERN.
- April-May: Assembly and testing at CERN, i.e. octopus cables connected to test all mapping paths, some light loss tests of the whole system, possibly even connection to some real latome and FEXs on the surface for full test. At this point, official task completed.
- Afterwards: Provide "7th" box for Surface Test Facility to use, containing a simple set of ribbons that go from a Latome to a variety of FEXs.
- Fall-Back time allowed in the schedule: 3 months.