




HTM Card Isolated 12 Volt Power



HTM Card Linear Regulators




R103, R113 provide a +-5% V_Out adjustment range.

Component Values

C100, C110	Cap_220_nFd_0603	R101, R111	Res_Zero_Ohm_0603	L101	Würth 744311470
C101, C111	Cap_220_nFd_0603	R102	Res_1780_Ohm_0603_TC	L111	4.7 uH, 6 Amp
C102, C112	Cap_10_uFd_25_V_1206	R112	Res_1070_Ohm_0603_TC	DZ101	MMSZ4686T1G
C103, C113	Cap_220_nFd_0603	R103, R113	Res_100_Ohm_3_Turn_Var	DZ111	or CMHZ5228B
C104, C114	Cap_10_uFd_25_V_1206	R104, R114	Res_1k_Ohm_0603_TC		
C105, C115	Cap_330_uFd_Tant_V				
C106, C116	Cap_22_uFd_Tant_V				
C107, C117	Cap_330_uFd_25V				

LT1764AEQ*PBF
LT1764AEQ*TRPBF

Top View DD Package



- 1 Shut_Down_B
- 2 V_IN
- 3 Ground
- 4 V_OUT
- 5 Sense/Adjust
- 6 Ground


Internal reference 1.210 Volt
Expected Voltage Drop about 9 Volts

Expected Loads


BULK_3V3	MiniPOD Trans + Rec
3.300 Volt	150 mA typ.
	275 mA max.
	Clock System
	175 mA typ.
	All Other 3V3 Loads
	100 mA typ.

BULK_2V5	MiniPOD Trans + Rec
2.500 Volt	630 mA typ.
	890 mA max.
	Clock System
	60 mA max.


HTM Card - Clock Generation - Hub Input




C258 10 uF
 C259 220 nF
 C260 47 nF
 ConWin SFX-524G-CRN1
 Reset Pin #3 - Open
 No Connect Pins #4 and #5
 LVPECL outputs have internal pull-down.



HTM Card - 40.08 MHz Clock Distribution




HTM Card - Spare Clock Oscillator




ConWin LM Series Oscillator

- *- 25 ppm LVDS Output
 - Hi / Open Enable on pin *1
 - 2 msec Startup
- The ZYNQ Select I/O pins that receive the AC coupled LVDS Clock signals must use their internal DC Bias source. See: Select I/O pg 127, DQS_BIAS, EQ_LEVEL_0.



HTM Card - GTX Transceivers - QUADs 109:112

MGT Quads




MGT Reference Clocks from the Si5338A

Si5338A Output	MGT Reference Clock Input
CLK_0	MGT Quad 112 Ref Clk 0
CLK_1	MGT Quad 111 Ref Clk 1
CLK_2	MGT Quad 110 Ref Clk 0
CLK_3	MGT Quad 109 Ref Clk 1

ST → Straight Through N.C. → No Connection
 PF → Polarity Flip

HTM Card - Front Panel 9x LEDs




R201 : R208 240 Ohm
 R217 : R219 1k Ohm

U201 74AVCH8T245
 VCCA: 1 = 3V3
 VCCB: 23, 24 = 3V3

DIR: 2 = GND --> B to A
 OE_B: 22 = GND --> Outputs Enabled
 GNDs: 11, 12, 13 = GND

HTM Draw. 7
 Rev. 22-May-2018

HTM Card - Front Panel RJ45 LEDs



R209 : R216 240 Ohm

U202 74AVCH8T245

DIR: 2 = GND --> B to A

HTM Drw. 8

VCCA: 1 = 3V3


OE_B: 22 = GND --> Outputs Enabled

Rev. 22-May-2018

VCCB: 23, 24 = 3V3


GNDs: 11, 12, 13 = GND

HTM Card - JTAG & Access Signals Connector J12




JTAG Power Pin *2	R351, R352, R354 4.7k Ohm Pull-Up Resistors	J12 Connector No Connect Pins: 11, 12	R355, R356 R361, R362 Series Termination
GND Pins 1:9 Odd	F5 Bulk_3V3	ByPass Capacitors C351 : C354 go with this page.	U351 74AVCH8T245 DIR Low B->A
	Front Panel Connector J12		Spares: 19 → x 18 → x

HTM Card - Logic & Shelf Ground Connections



The Front Panel Connects to the Front Section of the EDS Strip and thus to the Shelf Ground

HTM Receiver MiniPOD




HTM Transmitter MiniPOD


The Following 8 Transmitter MiniPOD Fibers
Make No Connection to the HTM's ZYNQ FPGA

Signal	Pin	Signal	Pin	Signal	Pin
D4*	A4	D7*	J6	D10*	D9
D4-	B4	D7-	H6	D10-	D8
D5*	J4	D8*	A8	D11*	F9
D5-	H4	D8-	B8	D11-	F8
D6*	A6	D9*	J8		
D6-	B6	D9-	H8		

Transmitter MiniPOD
TWS Bus
Connections to the
HTM's ZYNQ FPGA




HTM Card Front Panel Connectors and Cables



HTM Card J11: PS Monitor / Mezz CPLD JTAG


Power Supply Monitor Points



R501 : R505 110 Ohm
 C501 : C505 220 nFd

J11-11, J11-12
 No Connection


Mezzanine CPLD JTAG



HTM Draw: 15
 Rev. 5-June-2018


WTERM24

HTM Card J11: Life Boat FPGA Select I/O Connections




J11-23, J11-24 No Connection

HTM Card J11: Life Boat CPLD Connections



None of the Resistors shown on this page are installed during production assembly.

HTM Card Hardware Address to Mezz FPGA



Resistors 1k Ohm
Capacitors 100 nFd

The Hardware Address Consists of: 7 Address Bits: ADRS0:ADRS6 plus Odd Parity Bit ADRS7

HTM Drw: 18
Rev. 8-June-2018









HTM Card RJ45s for ATCA Backplane Ethernet

Hub #1 Backplane Ethernet


Hub #2 Backplane Ethernet

Backplane ATCA
J23 Connector

HTM Card J13
Right Front Panel
RJ45 Connector



HTM Card FPGA Processor Ethernet







HTM Card FPGA Logic Ethernet

FPGA Mezz.
U20 PHY #2
Connection

Mezzanine
Connector

TRANS1 Left

HTM Card J14
Left Front Panel
RJ45 Connector



R306 : R309 50 Ohm
C306 : C309 100 nFd
C310 1 nFd

Magnetics
Pulse HX5201NL

HTM Drw: 21
Rev. 13-June-2018

HTM Card Block Diagram

