

# ATLAS Level-1 Calorimeter Trigger

2

3

4

5

1

## Working document

**FEX Hub Firmware** 

6	Document Version:	Draft 0.0
7	Document Date:	06 April 2015
8	Prepared by:	D. Edmunds, Y. Ermoline, W. Fisher, P. Laurens,
9		Michigan State University, East Lansing, MI, USA
10		

#### 12 Document Change Record

Version	Issue	Date	Comment
0	0	06 April 2015	Initial document layout

13

15	TAE	BLE OF CONTENTS	
16	1.	INTRODUCTION	5
17	1.1.	CONVENTIONS	5
18	1.2.	RELATED PROJECTS	5
19	1.3.	FEX HUB OVERVIEW	6
20	2.	INTERFACE TO FEX/ROD DATA	8
21	2.1.	FEX/ROD DATA DISTRIBUTION	8
22		2.1.1. eFEX Data format ( [2] chapter 4.2, 5.1 and 5.3)	8
23		2.1.2. jFEX Data format	10
24		2.1.3. gFEX Data format	10
25		2.1.4. Data format to/from other Hub	11
26		2.1.5. Data format to ROD	11
27	2.2.	FEX/ROD DATA PROCESSING	11
28		2.2.1. FEX/ROD Data interface	13
29		2.2.2. FEX Data processing	13
30		2.2.3. Data generation to other Hub	13
31		2.2.4. Data generation to ROD	13
32		2.2.5. ROD Geographic Address	13
33		2.2.6. ROD control/monitoring FPGA interface	14
34	3.	GBT/TTC INTERFACE	15
35	3.1.	GBT/TTC DATA DISTRIBUTION	15
36		3.1.1. GBT link data format (FELIX to Hub)	17
37		3.1.2. ROD readout-control data format (ROD to Hub FPGA)	18
38		3.1.3. Hub FPGA output data format	18
39	3.2.	GBT/TTC DATA PROCESSING	18
40		3.2.1. GBT/TTC Data FPGA interface	18
41		3.2.2. GBT/TTC Data processing in FPGA	19
42		3.2.3. ROD readout-control data processing	19
43		3.2.4. SFP+ control/monitoring interface	19
44		3.2.5. Clock interface	20
45	4.	IPBUS (ETHERNET - NIC)	21
46	4.1.	IPBUS DESCRIPTION	21
47		4.1.1. IPbus protocol	21
48		4.1.2. Firmware and software suite	22
49	4.2.	IPBUS DATA PROCESSING	23
50		4.2.1. IPbus interface	23
51		4.2.2. IPbus Data processing in FPGA	23
52		4.2.3. Switch control/monitoring interface	24

	ATLA	S Level-1 Ca	Working document	
	FEX H	lub Firmware	Version 0.0	
53	5.		NTERFACE	25
54	5.1.	IPMI D	ESCRIPTION	25
55	5.2.	IPMI D	ATA PROCESSING	26
56		5.2.1.	IPMI interface	26
57		5.2.2.	IPMI Data processing	26
58	6.	OTHER		27
59	6.1.	MINIP	ODS INTERFACE	27
60		6.1.1.	MiniPOD data interface	27
61		6.1.2.	MiniPOD control/monitoring FPGA interface	27
62	6.2.	MISCE	ELLANEOUS	27
63		6.2.1.	Hub LEDs	27
64		6.2.2.	Front panel access signals	27
65		6.2.3.	Other control/monitoring	27
66				
67				

#### 68 **1. INTRODUCTION**

#### 69 **1.1. CONVENTIONS**

70 The following conventions are used in this document:

- Hub or "FEX Hub" is FEX system ATCA switch (hub) module.
- 72 eFEX − electron Feature EXtractor.
- 73 jFEX jet Feature EXtractor.
- gFEX global Feature EXtractor.
- ROD or "Hub-ROD" is Readout Driver (ROD) mezzanine on the FEX Hub.
- 76

77 **1.2. RELATED PROJECTS** 

- FEX System Switch Module (FEX Hub) Prototype (v0.3), 21 September 2014,
   <u>http://www.pa.msu.edu/hep/atlas/l1calo/hub/specification/1\_preliminary\_design\_review/Hub\_S</u>
   pec v0 3.pdf
- 81 [2] Electromagnetic Feature Extractor (eFEX) Prototype (v0.2), 6 February 2014,
   82 <u>https://twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX\_spec\_v0.2.pdf</u>
- 83 [3] Jet Feature Extractor (jFEX) Prototype (v0.2), 14 July 2014,
   84 <u>http://www.staff.uni-mainz.de/rave/jFEX\_PDR/jFEX\_spec\_v0.2.pdf</u>
- 85 [4] Global Feature Extractor (gFEX) Prototype (v0.3), 16 October 2014,
   86 <u>https://edms.cern.ch/file/1425502/1/gFEX.pdf</u>
- 87 [5] Hub-based ReadOut Driver (L1Calo ROD) Prototype (v0.9.5), 1 July 2014,
   88 <u>https://edms.cern.ch/file/1404559/2/Hub-ROD spec v0 9 5.docx</u>
   89 http://www.pa.msu.edu/hep/atlas/l1calo/hub/reference/ROD/
- 90 [6] The Gigabit Link Interface Board (GLIB) ecosystem, TOPICAL WORKSHOP ON
   91 ELECTRONICS FOR PARTICLE PHYSICS 2012, 17–21 SEPTEMBER 2012, OXFORD,
   92 U.K.
- 93 [7] FELIX: Interfacing the GBT to general purpose networks,
   94 https://twiki.cern.ch/twiki/bin/view/Atlas/GBT2LAN
- 95 [8] GBT: Giga Bit Transceiver, <u>https://espace.cern.ch/GBT-Project/default.aspx</u>
- 96 [9] IPbus: a flexible Ethernet-based control system for xTCA hardware, TOPICAL WORKSHOP
   97 ON ELECTRONICS FOR PARTICLE PHYSICS 2014, 22–26 SEPTEMBER 2014, AIX EN
   98 PROVENCE, FRANCE
- 99 [10] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA
   100 developments for the ATLAS Liquid Argon upgrade,
   101 http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf
- 102
- 103 Hub : ATCA Hub Module page at MSU: <u>http://www.pa.msu.edu/hep/atlas/l1calo/hub/</u>
- 104 Hub Module FPGA Firmware Topics by Dan:
- 105 <u>http://www.pa.msu.edu/hep/atlas/l1calo/hub/hardware/details/hub\_fpga\_firmware\_topics.txt</u>
- 106
- 107

#### 108 **1.3. FEX HUB OVERVIEW**

- 109 The FEX Hub [1] is the FEX ATCA shelf switch module. Its primary function is to support FEX
- 110 readout system, provide switching functionality for module control and DCS IPbus networks and to
- 111 distribute timing and control signals to the FEX modules [2] [3] [4] .
- 112 Figure 1 shows a sketch of the Hub modules within the FEX ATCA shelves.
- 113



#### 114

#### 115

Figure 1: Illustration of the functions of FEX Hub modules within the FEX readout system.

116 There are to be two Hub modules per shelf. Both Hub modules will receive high-speed FEX data over

117 the ATCA Fabric Interface, which will be fanned out to a ROD mezzanine on the Hub and to the

118 Hub's own FPGA. This high-speed data path will include two data channels from the other Hub

119 module. The Hub module in logical slot 1 will provide switching capability for a network that routes

120 module control signals on the base interface, while the Hub in logical slot 2 will provide switching for

121 a network that routes DCS information. The Hub module in slot 1 will further host a TTC or GBT

mezzanine card, whose signals will be decoded and fanned out to the FEX modules and also the Hub

123 in slot 2. The fanned-out TTC control data stream will be interleaved with ROD-to-FEX

124 communications including, for example, back-pressure signals.

125 The Hub module has connections to the other slots in the ATCA shelf over three distinct electrical

interfaces, as illustrated in Figure 1. ATCA backplane Zone-2 consists of the Fabric Interface and the

- 127 Base Interface. The Fabric Interface provides 8 differential pairs (channels) from each node slot to
- each Hub slot (8 to Hub-1 and 8 to Hub-2). There are a total of 8 Fabric Interface channels between

Hub-1 and Hub-2. The Fabric Interface pairs have a nominal bandwidth specification of 10 Gbps /

130 channel. The Base Interface provides 4 differential pairs between each node slot and each Hub slot.

131 There are a total of 4 Base Interface channels between Hub-1 and Hub-2. The Base Interface lines

have a nominal bandwidth specification of 500 Mbps / channel, suitable for Gbps Ethernet protocol.

- 133 Finally, ATCA backplane Zone-1 provides each node and Hub slot with a connection to the Intelligent
- 134 Platform Management Bus (IPMB) with a total bandwidth of 100 kbps.
- 135 The L1Calo FEX Hub system will consist of eight Hub modules. There will be two eFEX shelves
- (each of 12 eFEX modules), one jFEX shelf (holding 7(still under discussion) jFEX modules) and one
   gFEX shelf (with 1 gFEX module).
- 138 Figure 2 shows a possible Hub module PCB layout.





#### Figure 2: Illustration of the Hub module PCB layout as of 25 Mar 2015.

141 The main Hub FPGA will be a large Xilinx Virtex-7 device, such as an XC7VX550T-1FFG1927. This

- 142 offers large logic resources and Block RAM, and adequate fast Multi Gigabit transceivers. In fact it is
- the number of receivers that is critical: input data from the FEXs and the second Hub module requires
- 144 74 inputs. A few more inputs are needed for Ethernet and TTC signals. The XC7VX550T is the
- smallest device with sufficient transceivers (80 GTH's). The XC7VX690T is pin compatible, and
- 146 offers a modest increase in Logic and Block RAM.
- 147 Following chapters discuss individual interfaces to the Hub FPGA.
- 148

#### 149 **2. INTERFACE TO FEX/ROD DATA**

#### 150 2.1. FEX/ROD DATA DISTRIBUTION

- 151 The Hub receives over the ATCA Fabric Interface 6 serial streams of Readout Data from each FEX
- 152 Module 72 maximum in total for the eFEX shelves with 12 eFEX modules. Each Hub also receives
- 153 over the Fabric Interface 2 serial streams of Readout Data from the other Hub in the crate. These 74
- 154 high speed serial streams are fanned out on the Hub. One copy of each stream is sent to the ROD and

Hub-Module Readout Data Distribution

- 155 one copy is sent to the Hub's own Virtex-7 FPGA.
- 156



- 157
- 158

- The Hub FPGA also sends 2 serial streams with its own Readout Data to its own ROD and to the otherHub FPGA. The data rate per readout stream will be 10 Gbps or less.
- 72 GHT receivers from the FEX modules + 2 GHT receivers from the other Hub FPGA.
- 2 GHT transmitters to Hub's own ROD + 2 GHT transmitters to the other Hub.

```
163 The fan-out of the readout data in the Hub is implemented with On-Semi 2-way fan-out chips
```

164 NB7VQ14M - http://www.onsemi.com/pub\_link/Collateral/NB7VQ14M-D.PDF

#### 165 **2.1.1.** eFEX Data format ([2] chapter 4.2, 5.1 and 5.3)

- 166 On receipt of an L1A signal, the eFEX provides RoI data and DAQ data to the Hub (to the ROD
- 167 mezzanine on the Hub and to the Hub's FPGA). Collectively, these data are referred as readout data.
- 168 For each L1A, data from a programmable time frame of up to three bunch crossings can be read out.
- 169 The eFEX outputs a single stream of readout data, which contains the super-set of the RoI and DAQ
- 170 data. For each event that is accepted by the Level-1 trigger, the eFEX can send three types of data to
- 171 the readout path:

Figure 3: Illustration of FEX-Hub distribution of high-speed data signals.

- Final Trigger Object words (TOBs) copies of those transmitted to L1Topo, in normal running mode these are the only data read out.
- Expanded TOBs (XTOBs) words that contain more information about trigger candidates than
   can be transmitted on the real-time data path. The number of XTOBs may be larger than the
   number of TOBs, XTOBs are not normally read out (this functionality can be enabled via the
   slow control interface).
- Input Data all data received from the calorimeters after serial-to-parallel conversion and after
   the CRC word has been checked. There are a number of programmable parameters, set via slow
   control, that determine which Input Data are read out.
- 181 On receipt of an L1A, the eFEX transmits to the ROD a packet of data, format shown in Figure 4:
- 182



183 184

Figure 4: A provisional format for a readout data packet.

185 Figure 5 shows a draft format of the TOB. It is 30 bits wide.

186

3b φ 8b η	2b HC	$\begin{array}{c cccc} 2b & 2b \\ f_3 & R_n \end{array} & 12b \ Energy \end{array} T$					
<u></u>	adCore	Trigger Object Type (e/γ or τ)					
	I	I-					
TOB contents	No. bits	Comment					
Trigger Object Type	1	Indicates which algorithm (e/ $\gamma$ or $ au$ ) has generated TOB					
Energy	#	Weighted sum of $E_{\rm T}$ , seeded by $R_{\rm H}$ ; calculation different for e/ $\gamma$ & $\tau$					
R <sub>n</sub>	2	3 possible values of threshold cut					
f <sub>3</sub>	2	3 possible values of threshold cut					
HadCore	2	3 possible values of threshold cut					
η	8	Global $\eta$ coordinate					
$\phi$	3	Local $\phi$ coordinate, within core area of eFEX					
Total	#						
		•					

187 188

Figure 5: Draft TOB Format.

#### 189 Figure 6 shows a draft format of the XTOB. It is 64 bits wide.

4b CRC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2b PN E ¢	6b ∳ co-ordinate	2b ηi η	8b co-ordinate	4b HadCore	$4bf_3$	4b <b>R</b> η	13b Energy T
		Aggregate E Processor F	rror Flag PGA Numi	per				Trigger Object Type ( $e/\gamma$ or $\tau$ )
TOB content	sl no hit	Comment						
Trigger Object Type	2 1	Indicates w	hich algori	thm (e/ $\gamma$ or $\tau$ )	has genera	ted TOB		
Energ	y 13	Weighted su	um of <b>E</b> <sub>T</sub> , s	eeded by $R_{\eta}$ ;	calculation	different	for e/γ &	t i i i i i i i i i i i i i i i i i i i
R	η 4	(Resource-e	efficient) R	η				
f	3 4	Ratio of ene	rgy in Laye	er 3 / (Layer 1	+ 2) resc	ource-effi	cient $f_3$ , fo	r hadronic veto
n co-or	e 4 d 8	TOB location	E deposit	in hadronic la Il	yer, for had	fronic vet	0	
η το στ	i 2	Fine-granula	arity TOB l	ocation, inter	polated fror	n <i>E</i> distril	bution	
ф со-ог	d 6	TOB location	n: superce	II É				
φ	i 1	Fine-granula	arity TOB l	ocation, interp	polated from	m <b>E</b> distril	oution	
Aggregate Error fla	g 1	(Dedundant	information and in					
Processor FPGA No eFEX No	0. 2	(Redundant	informatio	on) on)				
Paddin	g 9	(neutritatine	internatio	511)				
CRC sur	n 4							
Tota	al 64							
<ul> <li>10-bit data are provided</li> <li>The data from neighbou them to be transmitted of A 10-bit cyclic redundar</li> <li>8b/10b encoding is used transitions in the data to</li> <li>Word-alignment marker zero data.</li> <li>Using 8b/10b encoding, the av the above scheme uses 121 bits above scheme uses 121 bits</li> </ul>	for ea ring t on a si ncy ch l to ma allow rs (8b/ railabl ts (da pare, 7	ach of the rigger tow ngle fibre neck is us aintain th the cloc (10b contri- e payload ta from 14 The order	e 10 su wers of ed to r e DC t k recov rol wo d of a 6 0 supe	per-cells $50.1 \times 0.1$ nonitor t palance c very. rds) are i 5.4  Gb/s rcells, pl	In a to $1 (h \times f)$ ransmin of the line link is us 10 E the pay	wer of f) are 1 ssion ( nk and l peric 128 bi 3CMU load is	BC-m errors. d ensu odically ts per JX flag s not y	0.1 ( $h \times f$ ). ultiplexed to enable re there are sufficient y, as substitutes for bunch crossing (BC). gs, plus a 10-bit CRC) et defined.
Hadronic Calorimeter Input I	Data 1	Format fo	or a 6.4	4 Gb/s L	ink:			
<ul> <li>For each of eight trigger depth over the trigger to</li> <li>A 10-bit cyclic redundar</li> <li>8b/10b encoding is used transitions in the data to</li> <li>Word-alignment marker zero data.</li> </ul>	towe wers. ncy ch to ma allow s (8b/	ers of 0.1 neck is us aintain th the cloc (10b control leaving 4	× 0.1 ( ed to r e DC t k recov rol wo	$h \times f$ ), 10 monitor t palance overy. rds) are i BC spare	0 bits o ransmis of the li inserted	f data ssion o nk and l peric	are pr errors. d ensu odicall	ovided, summed in re there are sufficient y, as substitutes for
bayload is not yet defined.	<i>"</i> <b>" " " "</b>	10u , 1115 T	0 0100/	20 spar	e (per li			
2.1.2. jFEX Data format								

#### **2.1.3.** gFEX Data format

#### 219 2.1.4. Data format to/from other Hub

220 2.1.5. Data format to ROD

#### 221 2.2. FEX/ROD DATA PROCESSING

- 222 What ROD is doing?
- Look at ROD 3.2.1(Functional Requirements), 4 (Algorithms and Resources), 8 (Programming model)

#### 224 From [3] 4.1. Event Data Processing

- Figure below shows an overall summary of the main event data processing algorithms.
- 226 Input data from the FEX modules is received via High-Speed Link interfaces, which monitor the
- backplane link status, and perform clock recovery and 8b/10b decoding. The outputs from the
- 228 interfaces are the FEX data and the status of each link (up or down).
- 229 The FEX Data Processor performs CRC checking, separates the event and bunch numbers from other
- 230 FEX data, and performs any other required FEX data reformatting. On completion, the (variable
- 231 length) output FEX data are inserted into the FEX Data FIFO. The bunch number, event number, and
- FEX Data length are inserted into the FDManagement FIFO.



233

- Timing information (TTC input) is also received via a High-Speed Link interface, which monitors the link status and performs high-quality clock and data recovery. This block produces TTC data for each L1A, and link status (Link up or down).
- The TTC Data Processor performs any required processing of TTC data, and stores the result as a
   fixed-length TTC Data block in the TTC Data FIFO for each L1A.
- 240 The Busy Monitor logic compares the occupied depth of all FIFOs to individual limit registers (one for
- each type of FIFO), and maintains an internal BUSY signal which is active when one or more of the
- thresholds is exceeded (i.e. when one or more of the memories is approaching full). When BUSY
- 243 changes state, a BUSY Activate or BUSY Deactivate signal is sent to the Output Link interface. This
- will be sent on to the CTP, causing triggers to be suspended until the FIFO levels fall again.
- The most complex logic is in the Event Fragment Builder. This monitors the TTC and FEX data
   management FIFOs, the FEX presence map (loaded by software), the FEX input link status, and the

247 output fragment memory status. When there is space available in the output event fragment memory

- and TTC data waiting in the TTC FIFO, a timer is started. When every FEX present has either link
  down or data waiting, or when the timer expires, the following Event Building steps are performed and
  the resulting data stored in the Output Event Fragment memory:
- Construct Felix Header (from computer-loadable registers) and copy to output;
- Construct ATLAS Standard Event Fragment header (from TTC data and computer loadable registers) and copy to output. This action removes the TTC data from the TTC
   FIFO.
- For each FEX in sequences from 1 to 12:
- 256 Ignore a disabled FEX

257

258

262

264

- If Link Down is asserted, set a bit in the fragment status word
- $\circ$  If data is absent due to a timeout, set a bit in the fragment status word
- 259 o If the FEX bunch number and event number do not match the header bunch
   260 number and event number, set a mismatch bit in the fragment status word, and
   261 copy the event and bunch numbers to output;
  - Copy the FEX data to output (removing the data from the FIFO)
- Construct the ATLAS Standard event fragment trailer and copy to output;
  - Construct the Felix trailer and copy to output.

265 It should be noted that the detailed event processing logic will be more complex than described here.

Each FEX may provide data on up to six backplane links, potentially requiring separate handling, and there may be more than one category of output data processed through separate event building logic.

- 268 The overall scheme will however be as described.
- In Phase-II, RoI (TOB) output has to be provided to L1Track and L1Calo via a low-latency, possibly
   synchronous route. This will use a streamlined form of the above logic, omitting the ATLAS standard
   event headers.

#### 272 From [3] 4.1.1. Event monitoring

273 In addition to the CRC checking of event data, the ROD must maintain statistics of link failures so that

low-rate errors can be detected. Logic will be in place to monitor the status of all links by counting
errors (e.g. 8b/10b code violations) on a bunch-by-bunch basis. This information will be available in

computer-readable registers.

#### 277 From [1] 4.8 Future Use Cases

The FEX-Hub module is intended to be used in the L1Calo and L0Calo trigger systems through Run 4. As such, future use cases in which the Hub may need to augment the capacity of the FEX-Hub-ROD readout path have been identified. This extra functionality is being implemented on the FEX-Hub so long as it does not complicate the core Hub functions and design. These extra Hub functions are as follows:

- The Hub main FPGA receives a fanned-out copy of all high-speed FEX data being sent to the ROD mezzanine card, allowing at a minimum the monitoring of FEX data. This feature can also support Hub commissioning and diagnostics, as it further provides a Fabric Interface connection to the other Hub module.
  - The Hub main FPGA provides additional MGT links to the ROD mezzanine, which will be instrumented on the ROD if sufficient input MGT links are available. Similarly, MGT links from the ROD to the Hub main FPGA are defined on the HUB-ROD interface.
- External data output paths from the Hub main FPGA are provided electrically via Ethernet and optically via one Minipod transmitter. The Minipod socket and routings are implemented by default, but the Minipod transmitter is only installed if required.

287

Working document Version 0.0

- Together, this Hub functionality can provide supplemental trigger processing if required. However, all of this functionality could instead be ignored or disabled with no negative impact on the Hub core
- 295 functions.



#### 322 2.2.5. ROD Geographic Address

- 8-bit System Geographic Address (GA) coming to the ROD from the Hub FPGA. The Hub FPGA
   determines this System Geographic Address by combining:
- 8-bit J10 Geographic Address pins from ATCA backplane Zone 1,
- Shelf Address (Shelf Number) retrieved from the Shelf Manager by the IPMC (see 5.2.1).

- 327 The Hub needs to pass its unique location in the overall L1Calo system to the ROD over 8 lines (not to
- 328 be confused with the 8 backplane Zone 1 Geographic Address pins). Is there now a defined way that 329 the Slot Number plus Crate Number should be encoded in 8 bits?
- 330 *INPUTS*
- 331 General IO:
- 8-bit J10 Geographic Address pins from ATCA backplane Zone 1
- 333 *OUTPUTS*
- 334 General IO:
- 8-bit System Geographic Address to this Hub's ROD
- 336 2.2.6. ROD control/monitoring FPGA interface
- 337 *INPUTS*
- 338 General IO:
- 1 signal Receive the "ROD Present" signal from the ROD
- 1 signal Receive the "I Have Powered Up" Power Control signal from the ROD
- 8 signals Listen to ROD's front panel signals as a Life Boat (?)
- 342 *INPUT/OUTPUT*
- 343 General IO:
- 2 signals Spare Power Control signals to/from the ROD
- 345
- 346 347

#### 348 **3. GBT/TTC INTERFACE**

#### 349 3.1. GBT/TTC DATA DISTRIBUTION

#### 350 FELIX/GBT link for TTC

- 351 Since PDR, now plan to not include the TTC-FMC mezzanine card on Hub PCB in order to free up
- 352 precious floor space for other constraints (important as ROD form factor evolves). The plan is to
- receive the Optical Timing signal (TTC data over GBT) from FELIX with an SFP/SFP+ optical
- 354 module and send this signal into a GTH Transceiver input on the Hub's Virtex 7 FPGA. Inside the
- 355 FPGA the "Clock" and the "TTC Information" content will be extracted from the incoming Optical
- 356 signal.



#### 357

### 358 Figure 8: Illustration of FEX-Hub distribution of TTC clock and control data stream signals.

359 The Clock will be immediately sent out of the FPGA. Outside of the FPGA the recovered 40.08 MHz

360 Clock will be cleaned up by an external 40.08 MHz PLL. This PLL is also guaranteed to be running

361 within 50 ppm of the LHC frequency even when there is no incoming Optical Timing signal. The

362 output of this PLL will be fanned out as needed, e.g. to a Global Clock input on the Hub's FPGA, to

the ROD mounted on the Hub, and over Fabric Interface lines to the FEX cards and to the Other Hub.

364 The "TTC Information" content that is recovered from the incoming Optical Timing signal will be

365 combined with the "readout-control data" (former "back data") from the ROD on This Hub and with

the "readout control data" from the ROD on the Other Hub. This combined stream "TTC Information"

367 from the Optical Timing signal + ROD1 "readout-control data" + ROD2 "readout-control data" will

368 come out of the Hub's FPGA on a GTH Transceiver output. On the Hub this GTH signal will be

369 fanned out and sent to the ROD on This Hub and sent over the Fabric Interface to the FEX cards and

to the Other Hub.

- 371 The Hub Virtex FPGA must have firmware to recover the Clock and the Information from the
- incoming Optical Timing signal and it must have firmware to make the Combined Information signal
   that is distributed to the other cards in the Shelf.
- Therefore, the Hub FPGA receives Timing signal from FELIX (via SFP) and "readout-control data" coming from both the ROD on Hub-1 and the ROD on Hub-2 (and the copy of its own "combined data stream" output?). It sends the "combined data stream"...?:
- 1 GHT receiver from FELIX (TTC data over GBT),
- 2 GHT receivers for the readout-control data from this Hub's ROD and other Hub's ROD,
- 1 recovered 40.08 MHz TTC Clock output (diff),
- 1 GHT transmitter to the Hub fan-out.
- From the 1st external PLL a "clean 40.08 MHz clock" is distributed to everyone who needs a stable
- 382 LHC locked clock and it is used as a reference for a 2nd higher frequency external PLL. This  $2^{nd}$
- 383 external PLL would be something like 8x i.e. 320.64 MHz. The output of this 2nd external PLL is
- 384 sent into the Hub's FPGA as the GTH Reference. The "clean 40.08 MHz clock" from the 1st PLL is 385 guaranteed to always be running even when the Optical Timing signal is not there it will be within 50
- ppm of the LHC frequency. The 2nd external PLL is always locked to the output of the 40.08 MHz
- external PLL so even without an Optical Timing signal everything runs normally (i.e. the 40.08 and
- the 320.64 remain locked to each other even without the Optical Timing signal).
- 389 The frequency of the 2nd external PLL must be optimally selected so that the GTH Transceiver clock
- 390 generator can match the required GTH "line rate" with rational values of "M" and "N" or whatever
- 391 these integers are called in the Virtex-7 GTH clock generator. The optimal GTH reference frequency,
- i.e. the frequency that will be used for the Hub's 2nd external PLL is not yet known. I assume that
- 393 people want to use LHC locked GTH line rates but I do not know this for certain. As you know
- CMX-Topo use a LHC locked GTX line rate around 6.4 Gb/s and a 320.64 MHz reference was good
- for the Virtex-6 GTX generator at this line rate. If the two proposed line rates are: Phase I 4.8 Gb/s and
- 396 Phase II 9.6 Gb/s then it is quite likely that the Hub could run at either, using the same GTH reference 397 frequency, by just changing "M" and "N" values in the GTH clock generator (while still using nice
- 398 comfortable values of M and N). If this is not the case then we would either need to swap the 2nd
- higher frequency PLL between Phase 1 and Phase 2 or more likely just put both on the Hub to start
- 400 with. The GTH clock generator has a mux at its reference input so it is trivial to switch from one
- 401 external GTH reference to another.

#### 402 *GBT in FPGA* <u>https://espace.cern.ch/GBT-Project/GBT-FPGA/default.aspx</u>

- 403 The GBT chip is a radiation tolerant ASIC that can be used to implement bidirectional multipurpose
- 404 4.8 Gb/s optical links for high-energy physics experiments. It will be proposed to the LHC
- 405 experiments for combined transmission of physics data, trigger, timing, fast and slow control and
- 406 monitoring. Although radiation hardness is required on detectors, it is not necessary for the electronics
- 407 located in the counting rooms, where the GBT functionality can be realized using Commercial Off-
- 408 The-Shelf FPGAs.
- 409 Having a transposition of the GBTserdes chip into FPGAs would thus be very useful, not only for the
- 410 counting room GBTs, but also to emulate the GBT chip before its actual release, and to design test
- 411 platforms for GBT testing and system validation. A team located in Marseille (CPPM) and at CERN
- 412 implemented the GBT protocol in Altera and Xilinx FPGAs and made it available to users via SVN.
- 413 The current implementations are based on Altera StratixIIGX and Xilinx Virtex5 and will
- 414 progressively be completed with StratixIV and Virtex6 designs and optimization techniques. They
- 415 constitute a Firmware Starter Kit to get familiar with the GBT protocol.

#### 416 **FELIX**

- 417 FELIX (Front-End LInk eXchange) [7] <u>https://twiki.cern.ch/twiki/bin/view/Atlas/GBT2LAN</u> is an
- 418 interface between custom data links connected to on-detector electronics (in our case to the Hub) and
- an off-detector industry standard network. It uses the CERN Giga Bit Transceiver (GBT) development

- 420 [8] and its capability to carry detector data, timing and fast control information, and slow control and
- 421 monitoring data.

#### 422



437

- 424 Figure 9: TTCfx FMC (green) with connectors (mounted on the Hitech Global HTG-V7-PCIE-CXP): ST 425 fiber (left), cleaned clock (centre) and LEMO (right).
- 426 The TTC FMC for FELIX, TTCfx, works with the legacy LHC TTC system to provide TTC
- 427 information and a jitter-cleaned Bunch Crossing clock for an FPGA board with a standard FMC
- 428 connector. A clock and data recovery chip (CDR) provides a 4x BC clock and the data stream
- 429 consisting of the TTC "A" and "B" channels inter-leaved. In addition there is a jitter cleaner chip. The
- CDR is the same as that used in the GLIB project's TTC FMC and the jitter cleaner is the same as that 430
- 431 used on the GLIB board itself.

#### 3.1.1. GBT link data format (FELIX to Hub) 432

- 433 The standard encoded TTC signal will arrive to FELIX via a standard TTC fiber and will be decoded
- 434 by a TTCrq or equivalent FPGA firmware. TTC data will be stuffed, on each BC clock, with fixed latency, directly into all "GBT frame format" with the "TTC" attribute, as follows: 435
- 436
  - 2-bit E-link: the raw TTC A and B channels. Destination must decode the two serial streams.
  - 4-bit E-link: L1A, BCR, ECR, system[3] from the 8-bit TTC broadcast packet
- 438 • 8-bit E-link: L1A, BCR, ECR, system[3..0], user[7] from the 8-bit TTC broadcast packet
- 439 The 120-bit "GBT frame format" is transmitted during a single LHC bunch crossing interval (25 ns),
- 440 resulting in a line rate of 4.8 Gb/s. In the "Standard" format four bits are used for the frame Header
- 441 (H) and 32 are used for Forward Error Correction (FEC). This leaves a total of 84 bits for data
- 442 transmission corresponding to a user bandwidth of 3.36 Gb/s. Of the 84-bits, 4 are always reserved for 443 Slow Control information (Internal Control (IC) and External Control (EC) fields), leaving 80-bits for
- 444 user Data (D) transmission. The 'D' and EC fields use is not pre-assigned and can be used
- 445 indistinguishably for Data Acquisition (DAQ), Timing Trigger & Control (TTC) and Experiment
- Control (EC) applications. 446
- What is the GBT/TTC data format, sent by FELIX to the Hub Standard? 447
- 448 How to extract Clock and TTC information from the GBT data - on the Hub or in the FPGA?



#### 451 **3.1.2.** ROD readout-control data format (ROD to Hub FPGA)

#### 452 3.1.3. Hub FPGA output data format

The format and content of the TTC-info stream broadcast from the Hub to the FEX shelf should be defined in the L1Calo ATCA Backplane Usage specification. The information broadcast should include the source of the clock transmitted by the Hub (TTC or local crystal) and whether or not a valid TTC input was received by the Hub. This information should be broadcast regularly.

#### 457 3.2. GBT/TTC DATA PROCESSING



458 459

449 450

Figure 11: GBT/TTC data processing.

#### 460 3.2.1. GBT/TTC Data FPGA interface

- 461 *INPUTS*
- 462 *GTH receivers:*

	Working document ATLAS Level-1 Calorimeter Trigge
	Version 0.0 FEX Hub FW
463 464	<ul> <li>1 receiver - Receiver the SFP+ Optical Timing signal</li> <li>Line rate: 4 809444 Gb/s Ref. clock:</li> </ul>
465	<ul> <li>1 receiver - Receiver ROD "Readout Control" Data from the ROD on This Hub</li> </ul>
466	• Line rate: x x Gb/s Ref clock
467	• 1 receiver - Receiver ROD "Readout Control" Data from the ROD on the Other Hub
468	• Line rate: x.x Gb/s Ref. clock:
469	OUTPUTS
470	GTH transmitters:
471	• 1 transmitter - Signal to the SFP+ Transmitter
472	• Line rate: x.x Gb/s Ref. clock:
473	• 1 transmitter - Send the combined TTC + ROD1 + ROD2 Data to ROD on This Hub
474	• Line rate: x.x Gb/s Ref. clock:
475	• 1 transmitter - Send the combined TTC + ROD1 + ROD2 Data to Other Hub
476	• Line rate: x.x Gb/s Ref. clock:
477	• 12 transmitters - Send the combined TTC + ROD1 + ROD2 Data to 12 FEX
478	• Line rate: x.x Gb/s Ref. clock:
479	General IO:
480	• 1 recovered 40.08 MHz TTC Clock output (diff)
481	
482	3.2.2. GBT/TTC Data processing in FPGA
483 484	Extract the "Clock" and the "TTC Information" content from the incoming Optical signal. The Clock will be immediately sent out of the FPGA.
485	The "TTC Information" will be combined with the "readout-control data" (former "back data") from
480	the ROD on This Hub and with the readout control data from the ROD on the Other Hub.
487	This combined stream "TTC Information" from the Optical Timing signal + ROD 1 "readout-control
488	data" + ROD 2 "readout-control data" will come out of the Hub's FPGA on a GTH Transceiver output
489	On the Hub this GTH signal will be fanned out and sent to the ROD on This Hub and sent over the
490	Fabric Interface to the FEX cards and to the Other Hub.
491	3.2.3. ROD readout-control data processing
100	

492

#### 3.2.4. SFP+ control/monitoring interface 493

- 494 Serial link and control of SFP+ optical module
- **INPUT** 495
- 496 General IO:

497	•	3 SFP+ status	signals	(MOD	PRESENT.	RX	LOST.	ΤX	FAULT)
		C DI I I DUARD	S-B-mail	(11202			,		

- 498 **INPUT/OUTPUT**
- 499 General IO:
- 500 • SDA – SFP+ I2C bidirectional serial data
- 501 **OUTPUT**
- 502 General IO:
- 503 • SDL – SFP+ I2C clock for the serial data
- 504 • 1 SFP+ control signal (TX\_DISABLE)
- 505

## 506 3.2.5. Clock interface 507 INPUTS

- 508 General IO:
- 2 Global Clock inputs from the Hub
- 510
- 511

### 512 4. IPBUS (ETHERNET - NIC)

#### 513 4.1. IPBUS DESCRIPTION

- 514 Hub: An IPbus interface is provided for high-level, functional control of the FEX-Hub module. This
- allows, for example, any firmware parameters to be set, modes of operation to be controlled and
- 516 monitoring data to be read. Figure 12 shows the Hub's Base Interface Ethernet Switch in the context of
- 517 the other cards in the ATCA shelf.
- 518



519

520

Figure 12: Illustration of FEX-Hub Ethernet network connections.

521

525

526

ROD: An Ethernet link is provided from the main ROD FPGA to the Ethernet switch on the Hub. Thiswill allow a computer using IPbus to:

- Access registers within the ROD FPGA, setting parameters and controlling modes of operation.
  - Store FPGA configurations into the SPI-Flash Configuration Memory.
    - Initiate the loading of configurations from the SPI-Flash.
- 527 This can be used to load a configuration from one of a number of other SPI-Flash sectors. These 528 sectors can be written via IPbus.

#### 529 **4.1.1.** *IPbus protocol*

- 530 The IPbus [9] protocol is a simple packet-based control protocol for reading and modifying memory-531 mapped resources within FPGA-based IP-aware hardware devices which have a A32/D32 bus.
- 532 It defines the following operations:
- **Read** A read of user-definable depth. Two types are defined: address-incrementing (for multiple continuous registers in the address space) and non-address-incrementing (for a port or FIFO).

- Write A write of user-definable depth. As with reads, two types of write are defined: incrementing and non-incrementing.
  - **Read-Modify-Write bits (RMWbits)** An atomic bit-masked write, defined as X := (X &A) jB. This allows one to efficiently set/clear a subset of bits within a 32-bit register.
- **Read-Modify-Write sum (RMWsum)** An atomic increment operation, defined as X := X +A,
   which is useful for adding values to a register (or subtracting, using two's complement).

541 The protocol is transactional—for each read, write or RMW operation, the IPbus client (typically

software) sends a request to the IPbus device; the device then sends back a response message

543 containing an error code (equal to 0 for a successful transaction), followed by return data in case of 544 reads. In order to minimise latency, multiple transactions can be concatenated into a single IPbus

545 packet.

537

538

557

558

559

- 546 The protocol lies in the application layer of the networking model and is network protocol agnostic. 547 TCP exhibits various highly-desirable features of a transport protocol, such as reliable, ordered data
- 548 transmission and congestion avoidance; however, the underlying algorithm is significantly more
- 549 complex than for the other ubiquitous transport protocol, UDP. Since the IPbus device implementation
- 550 must have a low FPGA resource usage, UDP has been chosen as the transport protocol. Version 2.0 of
- the IPbus protocol (finalised in early 2013) includes a reliability mechanism over UDP, through which
- the client can correct for any packet loss, duplication or reordering. This mechanism is credit-based
- 553 with a fixed number of packets in flight, giving implicit traffic shaping which can avoid congestion-
- 554 based performance degradation, such as TCP Incast.

## 555 **4.1.2.** Firmware and software suite

- 556 The IPbus software and firmware suite consists of the following components:
  - **IPbus firmware** A module that implements the IPbus protocol within end-user hardware
  - ControlHub Software application that mediates simultaneous hardware access from multiple
  - **mHAL** clients, and implements the IPbus reliability mechanism over UDP

560 End-user instructions and source code for these components are available through the CERN

561 CACTUS (Code Archive for CMS Trigger UpgradeS) website <u>http://cactus.web.cern.ch/</u> and SVN 562 repository. The software is packaged as RPMs for Scientific Linux versions 5 and 6, and available

563 through a YUM repository.

## 564 IPbus firmware

565 The IPbus 2.0 firmware module is a reference system-on-chip implementation of an IPbus 2.0 566 UDPserver in VHDL; it interprets IPbus transactions on an FPGA. It has been designed as a common 567 module to run alongside a device's main processing logic (e.g. trigger algorithms) on the same FPGA, 568 only using resources from within the FPGA. Any loss, re-ordering or duplication of the IPbus UDP 569 packets is automatically corrected by the ControlHub using the IPbus reliability mechanism.

570 The IPbus firmware module has been designed to be simple to integrate into variety of platforms, and 571 there are example designs for several development boards and standard platforms. The source code is

572 currently Xilinx-specific, but has been successfully adapted for Altera devices. The firmware is

- 573 modular, with a core protocol decoder and bus master controlling the interface to the IPbus slaves, and
- a number of interfaces into the decoder with simple arbitration between them. As well as the UDP
- 575 interface, there are SPI/I2C interfaces and chip-to-chip bridges allowing control from microcontrollers
- and between FPGAs. The UDP interface is monolithic, operating at the network layer in order to
- eliminate unnecessary internal buffering. It also implements: the echo request/reply semantics from
   ICMP (RFC 792, used in the UNIX ping command); ARP (RFC 826, used for resolving IP addresses
- 579 into MAC addresses); and RARP (RFC 903, used for requesting an IP address on startup). Several
- 580 parameters are configurable at build time, including: the Ethernet frame MTU; the number of buffers
- 581 for incoming/outgoing IPbus packets which determines the maximum possible control throughput; and
- the method used for IP address assignment—fixed IP address, RARP, or a secondary out-of-band
- 583 IPbus controller (for instance an onboard microcontroller).

- 584 The topologies of an IPbus control system in some common scenarios are shown below. The simplest
- 585 system (upper left) is a single target running the IPbus firmware, directly connected by a single
- 586 Ethernet cable to a computer running a C++/Python control application based on the mHAL library.
- 587 This is the typical layout during early hardware development.
- 588 CACTUS: <u>http://cactus.web.cern.ch/</u>
- 589 Firmware: <u>https://svnweb.cern.ch/trac/cactus/wiki/IPbusFirmware</u>
- 590 Tutorial: https://svnweb.cern.ch/trac/cactus/wiki/uhalQuickTutorial
- 591

592 **4.2. IPBUS DATA PROCESSING** 

#### 593 **4.2.1.** *IPbus interface*

594 Two FPGA MACs are connected to the Physical chips ksz9031rnx via RGMII ports. This chip has 595 both the RGMII signal connection to the FPGA that is used to move the actual Ethernet data and

596 provides access to internal registers and also has a 2 wire serial "Management Data" port.

#### 597 **INPUT/OUTPUT**

- 598 General IO:
- 20 signals 2 RGMII ports (10 fast signals each) to the Hub FPGA's Phys Chips.
- 600

#### 601 4.2.2. IPbus Data processing in FPGA

#### 602 **ROD**:

#### 603 3.2.4 Other Interfaces and Signal Paths:

604 IPbus for control, performance monitoring, data snooping, and download of configuration data – needs 605 its own NIC to be an Ethernet connection.

- 606 5.4.1 IPbus
- An Ethernet link is provided from the main ROD FPGA to the Ethernet switch on the Hub. This will allow a computer using IPbus to:
- 609 Access registers within the ROD FPGA, setting parameters and controlling modes of operation.
- 610 Store FPGA configurations into the SPI-Flash Configuration Memory.
- 611 Initiate the loading of configurations from the SPI-Flash.

## 612613 eFEX:

- 614 **4.6** Slow Control:
- 615 An IPBus interface is provided for high-level, functional control of the eFEX. This allows, for
- 616 example, algorithmic parameters to be set, modes of operation to be controlled and spy memories to be 617 read.
- 618 IPBus is a protocol that runs over Ethernet to provide register-level access to hardware. Here, it is run
- over a 1000BASE-T Ethernet port, which occupies one channel of the ATCA Base Interface. On the
- 620 eFEX there is local IPBus interface in every FPGA, plus the IPMC. These interfaces contain those
- 621 registers that pertain to that device. The Control FPGA implements the interface between the eFEX
- and the shelf backplane, routing IPBus packets to and from the other devices on as required. The
- 623 Control FPGA also contains those registers which control or describe the state of the module as a
- 624 whole. For those devices such as Minipods, which have an I2C control interface, an IPBus-I2C bridge
- 625 is provided.

#### 626 4.7 Environment Monitoring:

- 627 The eFEX monitors the voltage and current of every power rail on the board. It also monitors the
- 628 temperatures of all the FPGAs, of the Minipod receivers and transmitters, and of other areas of dense
- 629 logic. Where possible, this is done using sensors embedded in the relevant devices themselves. Where
- 630 this is not possible, discrete sensors are used.
- 631 The voltage and temperature data are collected by the eFEX IPMC, via an I2C bus. From there, they
- are transmitted via IPBus to the ATLAS DCS system. The eFEX hardware also allows these data to be

- 633 transmitted to the DCS via IPMB and the ATCA Shelf Controller, but it is not foreseen that ATLAS
- 634 will support this route.
- 635 If any board temperature exceeds a programmable threshold set for that device, IPMC powers down
- 636 the board payload (that is, everything not on the management power supply). The thresholds at which
- this function is activated should be set above the levels at which the DCS will power down the
- module. Thus, this mechanism should activate only if the DCS fails. This might happen, for example,
- 639 if there is a sudden, rapid rise in temperature to which the DCS cannot respond in time.
- 640

#### 641 **4.2.3.** Switch control/monitoring interface

#### 642 *INPUT/OUTPUT*

- 643 General IO:
- 6 signals SPI serial links to each of 3 Switch Chips
- 645 646

#### 647 **5. IPMC INTERFACE**

648 http://www.intel.com/content/www/us/en/servers/ipmi/spec-license-agreement.html

#### 649 5.1. IPMI DESCRIPTION

The Hub monitors the voltage and current of every power rail on the board. It also monitors the
temperatures of FPGAs, of the Minipod transmitter (if installed), and of other areas of dense logic.
Where possible, this is done using sensors embedded in the relevant devices themselves. Where this is

not possible, discrete sensors are used. The voltage and temperature data are collected by the IPMC,

via an I2C bus. From there, they are transmitted via Ethernet to the ATLAS DCS system. The Hub

hardware also allows these data to be transmitted to the DCS via IPMB and the ATCA Shelf

656 Controller, but it is not foreseen that ATLAS will support this route.

[6.7 The IPM Controller] For the purposes of monitoring and controlling the power, cooling and
interconnections of a module, the ATCA specification defines a low-level hardware management
service based on the Intelligent Platform Management Interface standard (IPMI). The Intelligent
Platform Management (IPM) Controller is that portion of a module (in this case, the FEX-Hub) that
provides the local interface to the shelf manager via the IPMI bus. It is responsible for the following
functions:

- 663 interfacing to the shelf manager via dual, redundant Intelligent Platform Management Buses
   664 (IPMBs); it receives messages on all enabled IPMBs and alternates transmissions on all enabled
   665 IPMBs;
- negotiating the Hub power budget with the shelf manager and powering the Payload hardware
   only once this is completed;
  - managing the operational state of the Hub, handling activations and deactivations, hot-swap events and failure modes;
- 670
   implementing electronic keying, enabling only those backplane interconnects that are compatible with other modules in shelf, as directed by shelf manager;
  - providing to the Shelf Manager hardware information, such as the module serial number and the capabilities of each port on backplane;
- collecting, via an I2C bus, data on voltages and temperatures from sensors on the Hub, and
   sending these data, via IPBus(?), to the main Hub FPGA;
  - driving the BLUE LED, LED1, LED2 and LED3.
- 677 The Hub uses the IPMC mezzanine produced by LAPP as the IPM Controller [1.11]. The form factor678 of this mezzanine is DDR3 VLP Mini-DIMM.
- 679 From Hub PDR:

668

669

672

673

676

680 8. The monitoring scheme designed for the eFEX, which allows data from the sensors to be sent either

- to the DCS system or read out via IPBus, should be shared with the design teams of the Hub and the
   other FEX modules (see also item Error! Reference source not found.).
- 11. In addition to sending environment data to the DCS system (lines 341–345 of the specification), a
  mechanism should be provided by which these data can be read out in the absence of the DCS system,
  via the IPBus control interface (see also items 8 and 28).
- 686 28. The mechanism described in the Hub specification for capturing monitoring data (lines 232–233,
- 687 342–345, 387–388, Figure 7 and possibly elsewhere) should be updated to describe the current scheme
- proposed by the Hub group and L1Calo. That is, the critical environment data (such as power levels
- and FPGA temperatures) are collected by the IPMC over I2C and then reported over IPMB to the
- 690 Shelf Manager, from which the DCS system collects them. Additional monitoring data (such as
- Minipod information) are collected by the Hub FPGA and polled over IPBus (see also items 11 and 31).
- 693 31. The Hub specification should be updated to describe the use currently foreseen for the Hub-2
- Ethernet network (lines 387-391). Namely, whilst this network does provide an Ethernet interface to

- the shelf IPMC cards and could be used to collect data for the DCS, it is not expected to be used for
- 696 this purpose. Rather, it provides the capacity to implement advanced IPMC functionality (should this 697 become desirable) (See also item 28).

#### 698 5.2. IPMI DATA PROCESSING

#### 699 **5.2.1.** *IPMI interface*

- 700 Shelf Address and I2C access to FPGA from IPMI controller to the System Monitor?
- 701 *INPUT*
- 702 General IO:
- 4-bit (?) Shelf Address (Shelf Number) retrieved from the Shelf Manager by the IPMC
- SDL I2C clock for the serial data

#### 705 *INPUT/OUTPUT*

#### 706 *General IO*:

- SDA I2C bidirectional serial data
- 708 Do we need the address pins to set the address in the I2C bus or we will set this address via IPbus?

#### 709 5.2.2. IPMI Data processing

- 710
- 711
- 712

713	6. OTHER INTERFACES
714	6.1. MINIPODS INTERFACE
715	6.1.1. MiniPOD data interface
716	INPUTS
717	GTH receivers:
718 719	<ul> <li>3 receivers - Signals from the Hub's MiniPOD Receiver         <ul> <li>Line rate: x.x Gb/s</li> <li>Ref. clock:</li> </ul> </li> </ul>
720	OUTPUTS
721	GTH transmitters:
722 723	<ul> <li>12 transmitters - Signals to Hub's MiniPOD Transmitter         <ul> <li>Line rate: x.x Gb/s</li> <li>Ref. clock:</li> </ul> </li> </ul>
724	6.1.2. MiniPOD control/monitoring FPGA interface
725	INPUT/OUTPUT
726	General 10:
727	SDA – MiniPOD I2C bidirectional serial data
728	OUTPUT
729	General IO:
730	<ul> <li>SDL – MiniPOD I2C clock for the serial data</li> <li>2 MiniPOD control signal (RESET, P. 2)</li> </ul>
731	• 2 White OD control signal (RESET_D ?)
733	6.2. MISCELLANEOUS
734	http://www.pa.msu.edu/hep/atlas/l1calo/hub/hardware/details/hub_0_ab_trace_routing_strategy.txt
735	6.2.1. Hub LEDs
736	OUTPUT
737	General IO:
738	• ~4 – Hub LEDs ?
739	6.2.2. Front panel access signals
740	INPUT/OUTPUT
741	General IO:
742	• ~4 – Front Panel Access Signals ?
743	6.2.3. Other control/monitoring
744	INPUT/OUTPUT
745	General IO:
746	• ~1 – All Hub Power OK ?
747 749	<ul> <li>~18 – Use of the FPGA's XADC and it power and reference ?</li> <li>~16 – Life Root Access Connector ?</li> </ul>
748 749	• ~10 - Life Doat Access Connector ?
172	