



# L1Calo FW Meeting

# Progress and Plans: FEX ATCA Hub

### Dan Edmunds, Yuri Ermoline Brian Ferguson, Wade Fisher, Philippe Laurens, Pawel Plucinski

11 August 2016





# **Overview of Efforts**

Three primary categories of current efforts

- Firmware to support operation of production Hub modules
- Firmware to support prototype Hub commissioning / testing, ROD+Hub tests, etc.
- Studies/tests of Ultrascale FPGA MGT usage



## Firmware to support Hub operations

Primary list of FW modules remains the same as reported in June

- Interface to FEX/ROD data
  - Includes Hub→FEX/ROD transmission and FEX/ROD→Hub transmission
- GBT/TTC Interface
  - Clock recovery and TTC decoding, merging of L1Calo-specific signals
- IPbus / Gb Ethernet
  - IPbus implementation on Hub FPGA, communication/control interfaces to switch
- IPMC Interface
  - A bit of an unknown for now, but expect some I2C management to be needed

Preliminary work plan to develop preliminary versions of required functionality to support Hub commissioning

- Some areas are better understood, so focusing on unknowns for now
  - Eg, Ultrascale/Aurora questions
- But some questions remain and need L1Calo input
  - Eg, FEX→ROD data protocol



# **Ongoing Studies**

#### Ultrascale-specific tests

- We've discovered that the Ultrascale GTY transceivers cannot be configured in Aurora 8b/10b protocol
  - Aurora 64b/66b is OK, but there is an additional overhead when using GTY
  - Seems to be related to the GTY transceiver, so tests are underway to characterize any apparent differences between GTH/GTY usage.
  - In any case, we **strongly prefer 8b/10b** encoding so a solution is needed.
- Worries about Xilinx power estimation represented a significant delay, but this seems largely resolved (hopefully)
  - DC/DC rail supplies will be tested in further detail on the Hub prototype.

#### **IPbus interface**

- The Hub switch/FPGA interface represents considerable complexity, so this has begun earlier than other efforts.
  - Current implementation of IPbus on Virtex-7 development board,
  - Migration from ISE to Vivado underway (follows what Ed has been working with),
  - Then transition to Virtex Ultrascale development board implementation.



### Firmware to support Hub commissioning

#### Hub-only tests

- We are planning optical and electrical data transmission tests
  - Only a few MGTs can be accessed, but still useful
  - IBERT and user-data transmission planned: but would be best if we can implement a protocol as close as possible to what we will use for  $FEX \rightarrow ROD$ 
    - Hopefully this is something that can be defined soon
- I2C board monitoring tools should be standard or at least common in L1Calo
- Prototype IPbus/GbE interfaces should look very much like the final version
  - Switch should work without Hub FPGA FW for initial tests

### Hub+ROD Tests

- This should look a lot like the Hub-only tests
  - Access to a few more MGTs + HPIO lines: optical/electrical communications
  - Careful focus here on ROD power load, supply stability
  - Hub+ROD I2C interface, "via Hub" ROD access points
  - Need to discuss in more detail with Ed



# **Some Outstanding Questions**

### IPMC I2C monitoring

- We expect that the IPMC will gather monitoring information from targets on the various modules. How should this info be handled?
  - If there is a IPMC→Shelf Manager→DCS path, where will the data→engineering unit conversion occur? Stored in some database?
  - Or should the conversion somehow occur on the module itself?

### External I2C management

- There may be targets on the I2C bus that require some degree of management. For example, power supplies with a PMBus interface
  - If there is an allowed path of IPBus→FPGA→I2CBus→Target, do we have a means to suspend the IPMC as I2CBus master?
  - Following the PMBus example, are we allowed to manage power supplies or are such configurations required to be "fixed". E.g., trimming of DC voltage levels.

#### Common IPBus/I2C firmware

• If we envision IPBus→FPGA→I2CBus communication, we should have common conversion firmware. Is this on the list of L1Calo common FW?



 $\mathsf{FEX}{\rightarrow}\mathsf{ROD}$  data protocol should be chosen soon

Good to avoid building a throw-away version for Hub testing

#### IPMC remains a concern

 We could use some advice on what to expect as a function of time to help drive our plans

We need a meeting to discuss ROD+Hub test plans


- We assume we'll send a Hub to Cambridge, and a ROD to MSU. True?
- What FW does Cambridge/MSU need from MSU/Cambridge to support tests?
- Etc.



## **Extra Details on Firmware Plans**



### **Firmware Modules**



3

EDMS Number:

9

EDMS Id:

### 1 ATLAS Level-1 Calorimeter Trigger

2 FEX Hub Firmware

### 4 Working document

11 12	Document Change Record	
9 10		Michigan State University, East Lansing, MI, USA
8	Prepared by:	D. Edmunds, Y. Ermoline, W. Fisher, P. Laurens,
7	Document Date:	06 April 2015
6	Document Version:	Draft 0.0
5		

Version	esue	Date	Comment
version	ISS ID		Comment



## **Firmware Modules**

Note: this is a description of what's planned, not a prioritized list

- Short- / medium- / long-term milestones are identified and evolving.
- Matching prioritizations with Hub module status/needs with preliminary versions of FW is happening in parallel.



1

2

3

4

5

6

EDMS Number:

EDMS Id:

- **ATLAS Level-1 Calorimeter Trigger**
- FEX Hub Firmware
- Working document
- Document Version: Draft 0.0



# Firmware Modules: FEX/ROD Data

Several, inter-related FEX/ROD data signals to be handled

- FEX data to Hub, ROD data to Hub, Hub-1 data to Hub-2 (& vice versa)
- Lower priority in early efforts\*\*, expect to have significant overlap with ROD firmware
  - \*\* Current focus on this area to understand Aurora channel bonding requirements, clocking limitations, etc. Though not required for early prototype tests, still being pushed. Also required to validate Hub PCB design.

2.	INTERFACE TO FEX/ROD DATA	8
2.1.	FEX/ROD DATA DISTRIBUTION	8
	2.1.1. eFEX Data format ( [2] chapter 4.2, 5.1 and 5.3)	8
	2.1.2. jFEX Data format	10
	2.1.3. gFEX Data format	10
	2.1.4. Data format to/from other Hub	11
	2.1.5. Data format to ROD	11
2.2.	FEX/ROD DATA PROCESSING	11
	2.2.1. FEX/ROD Data interface	13
	2.2.2. FEX Data processing	13
	2.2.3. Data generation to other Hub	13
	2.2.4. Data generation to ROD	13
	2.2.5. ROD Geographic Address	13
	2.2.6. ROD control/monitoring FPGA interface	14
	2.1.	<ul> <li>2.1. FEX/ROD DATA DISTRIBUTION <ul> <li>2.1.1. eFEX Data format ([2] chapter 4.2, 5.1 and 5.3)</li> <li>2.1.2. jFEX Data format</li> <li>2.1.3. gFEX Data format</li> <li>2.1.4. Data format to/from other Hub</li> <li>2.1.5. Data format to ROD</li> </ul> </li> <li>2.2. FEX/ROD DATA PROCESSING <ul> <li>2.2.1. FEX/ROD Data interface</li> <li>2.2.2. FEX Data processing</li> <li>2.2.3. Data generation to other Hub</li> <li>2.2.4. Data generation to ROD</li> <li>2.2.5. ROD Geographic Address</li> </ul> </li> </ul>



# Firmware Modules: GBT/TTC

#### Clock and Combined-Data distribution/processing

- Clock recovery and distribution to FEX/ROD modules
- Decode GBT "TTC" payload from FELIX and merge with ROD/Hub back-pressure, distribute to FEX modules
- Clock distribution in early system is essential.
  - Clock-source logic embedded (GBT vs crystal), so task is just distribution
  - Combined data protocol to be defined
  - Modifications of example designs produced/tested

34	3.	GBT/TTC INTERFACE	15
35	3.1.	GBT/TTC DATA DISTRIBUTION	15
36		3.1.1. GBT link data format (FELIX to Hub)	17
37		3.1.2. ROD readout-control data format (ROD to Hub FPGA)	18
38		3.1.3. Hub FPGA output data format	18
39	3.2.	GBT/TTC DATA PROCESSING	18
40		3.2.1. GBT/TTC Data FPGA interface	18
41		3.2.2. GBT/TTC Data processing in FPGA	19
42		3.2.3. ROD readout-control data processing	19
43		3.2.4. SFP+ control/monitoring interface	19
44		3.2.5. Clock interface	20



# Firmware Modules: IPBus/GbE

#### GbE network operation and Hub FPGA interface

- On-startup configuration/setup of GbE network is an early high priority
- Interfaces to Hub FPGA may be numerous, but include: nominal communications (as with any other module), network monitoring, configuration management.
- Early firmware work has focused on the GbE interface
  - Implementation, configuration, management
  - Not starting from scratch (examples exist) and maintaining contact with other L1Calo firmware engineers.

45	4.	IPBUS (ETHERNET - NIC)	21
46	4.1.	IPBUS DESCRIPTION	21
47		4.1.1. IPbus protocol	21
48		4.1.2. Firmware and software suite	22
49	4.2.	IPBUS DATA PROCESSING	
50		4.2.1. IPbus interface	23
51		4.2.2. IPbus Data processing in FPGA	23
52		4.2.3. Switch control/monitoring interface	24



## Firmware Modules: IPMC

Interface and communication with IPMC

- Access to core IPMC functionality: geographical addressing, etc
- Still-undefined communication options (see previous slide)
  - Eg: "Line-clear" signal for asserting I2C bus master status?
- Beyond what's known now, not well defined
  - Beyond core functions, not much is required for early commissioning
  - We will need to get more sophisticated in our overall understanding of the IPMC functions

53	5.	IPMC INTERFACE	25
54	5.1.	IPMI DESCRIPTION	25
55	5.2.	IPMI DATA PROCESSING	26
56		5.2.1. IPMI interface	26
57		5.2.2. IPMI Data processing	26



## **Firmware Modules: Other**

#### Minipods, LEDs, front panel, etc

- Requirements for optical interfaces will evolve over time, but optical communication will likely be useful in Hub commissioning
- Front panel/LED functions are a high priority
- To proceed as other core Hub functions are developed
  - These are well-defined and largely not novel or specific to the Hub module

58	6.	OTHER	INTERFACES	27
59	6.1.	MINIPO	ODS INTERFACE	27
60		6.1.1.	MiniPOD data interface	27
61		6.1.2.	MiniPOD control/monitoring FPGA interface	27
62	6.2.	MISCELLANEOUS		27
63		6.2.1.	Hub LEDs	27
64		6.2.2.	Front panel access signals	27
65		6.2.3.	Other control/monitoring	27