



FEATURES

- Precision, fully differential 1:2 fanout buffer family
 - SY58011U—7GHz any diff. input-to-CML outputs
 - SY58012U—5GHz any diff. input-to-800mV LVPECL outputs
 - SY58013U—6GHz any diff. input-to-400mV LVPECL outputs
- Guaranteed AC performance over temperature and voltages
- Low jitter performance
 - <math><10\text{ps}</math>_{p-p} total jitter (clock)
 - <math><1\text{ps}</math>_{rms} random jitter (data)
 - <math><10\text{ps}</math>_{p-p} deterministic jitter (data)
- Fully differential inputs/outputs
- Accepts an input signal as low as 100mV
- Unique input termination and V_T pin accepts DC-coupled and AC-coupled differential inputs: LVPECL, LVDS, and CML
- Power supply 2.5V ±5% and 3.3V ±10%
- Industrial -40°C to +85°C temperature range
- Available in 16-pin (3mm × 3mm) MLF™ package

APPLICATIONS

- All SONET and all GigE clock distribution
- Fibre Channel clock and data distribution
- Backplanes
- Data distribution: OC-48, OC-48+FEC, XAUI
- High-end, low skew, multiprocessor synchronous clock distribution

DESCRIPTION

The SY58011U, SY58012U and SY58013U are 2.5V/3.3V precision, high-speed, fully differential 1:2 fanout buffers with CML, LVPECL, and 400mV LVPECL outputs. The SY58011U can process clock signals as fast as 7GHz, whereas, the SY58012U can process clock signals as fast as 5GHz, and the SY58013U can process clocks signals as fast as 6GHz.

The SY58011U, SY58012U and SY58013U include Micrel's unique, 3-pin input termination architecture that allows the devices to directly interface to any differential signal (AC-coupled or DC-coupled) without any level-shifting or termination resistor network in the signal path.

This documentation provides design and implementation information, and a detailed description of the SY58011U, SY58012U, and SY58013U evaluation boards. The evaluation boards are intended to provide a convenient test and evaluation platform for all three devices.

All data sheets and support documentation can be found on Micrel's web site at www.micrel.com.




Figure 1. SY58011U Evaluation Board and DC-Coupled Test Setup (Eye Diagram and t_{pd} Setup)




Figure 2. SY58011U Evaluation Board and AC-Coupled Test Setup (Eye Diagram and t_{pd} Setup)




Figure 3. SY58012/13U Evaluation Board and DC-Coupled Test Setup (Eye Diagram and t_{pd} Setup)




Figure 4. SY58012/13U Evaluation Board and AC-Coupled Test Setup (Eye Diagram and t_{pd} Setup)

FUNCTIONAL DESCRIPTION

The SY58011U, SY58012U, and SY58013U evaluation boards simplify test and measurement of jitter and AC-performance and have been pre-configured to function at both 2.5V \pm 5% and 3.3V \pm 10% supply voltage.

Signal Inputs/Outputs

The SY58011U evaluation board as shown in Figure 1 has been designed with AC-coupled inputs and DC-coupled outputs. Additionally, the SY58012U and SY58013U as shown in Figure 3 have been designed with AC-coupled inputs, and DC-coupled outputs. The SY58011U, SY58012U, and SY58013U require a minimum of 100mV input signal to operate. The SY58011U CML outputs deliver 400mV swing into 50 Ω . The SY58012U outputs provide 800mV swing (100k compatible), and the SY58013U outputs provide a faster, 400mV LVPECL swing (100k compatible). Unused output pairs maybe left floating with no impact on jitter.

Power Supply

The SY58011U evaluation board has been configured for positive power supply ($V_{CC} = +3.3V$, $GND = 0V$, and $V_{EE} = 0V$). The SY58011/12/13U boards are all preconfigured in DC-coupled output mode. The SY58012U and SY58013U evaluation boards have been configured for split power supply ($V_{CC} = 2V$, and $GND = 0$, and $V_{EE} = -0.5V$ or $-1.3V$).

The SY58011U, SY58012U, and SY58013U are shipped in DC-coupled output mode, but can operate in AC-coupled mode by modifying the evaluation boards. The following procedure explains how to do so.

SY58011U—AC-Coupled Output Configuration

1. Remove the 0 Ω resistors, which are marked C6 to C9, and replace the resistors with 0.1 μ F capacitors, see Figure 7. The actual capacitor values depends on the frequency of operation.

SY58012/13U—AC-Coupled Output Configuration

1. Add resistors R3 to R6. R3 to R6 is 50 Ω for 2.5VDC and 100 Ω for 3.3VDC, see Figure 8.
2. Swap the 0 Ω resistors at C8 to C11 with 0.1 μ F capacitors (actual value depends on the operating frequency).

Board Layout

The evaluation boards are constructed with Rogers 4003 material, are co-planer in design and are constructed to minimize noise, achieve high bandwidth, and minimize crosstalk.

Layer Stack SY58011U

L1	Signal/ V_{DD}
L2	Impedance V_{DD}
L3	GND
L4	V_{DD}

Layer Stack SY58012/13U

L1	Signal/GND
L2	Impedance GND
L3	V_{CC}/V_{EE}
L4	Signal/GND

Test Description

This section contains step-by-step instructions for evaluating the SY58011U, SY58012U and SY58013U. There are several evaluation tests that can be performed. First, the devices can be tested functionally for AC-performance including eye-diagram generation; and second, the devices can be tested for jitter.

Functionality AC-Testing

Equipment

1. HP3620A Power Supply
2. Agilent 86100A Widebandwidth Oscilloscope DCA
3. Agilent 83752A 0.1GHz to 20GHz Synthesizer Sweeper
4. HP70004A Display
5. Agilent 70843A 0.1Gbps to 12Gbps Error Performance Analyzer
6. Wavecrest DTS-2079
7. HP8133A Frequency Generator
8. Harbour Industries Stiff Cables Model 2748 SB-142

Testing

SY58011U

1. Connect V_{CC} to +3.3V, GND to 0V, and $V_{EE} = 0V$.
2. Using an Agilent BERT Stack (see Figure 1) connect OUT and /OUT to IN and /IN of the SY58011U.
3. Set the desired frequency of operation, and make sure that V_{IL} and V_{IH} and f_{MAX} are within datasheet limits. The SY58011U can accept LVPECL, LVDS, and CML input compatible signals.
If an eye-diagram is desired, set the Agilent BERT Stack to $2^{23}-1$ PRBS pattern. If a clock pattern is desired, set the Agilent BERT Stack accordingly.
4. Connect OUT and /OUT of the evaluation board to an oscilloscope.
5. Connect the trigger out connection of the Agilent BERT Stack to the input trigger of the oscilloscope and make measurement.

SY58012U and SY58013U

1. Connect V_{CC} to 2V, GND to 0V, and $V_{EE} = (-0.5V$ or $-1.3V)$ for DC-coupled outputs, connect $V_{CC} = 3.3V$, GND and V_{EE} to 0V for AC-coupled outputs.
2. Using an Agilent BERT Stack (see Figure 3) connect OUT and /OUT to IN and /IN of the SY58012U or SY58013U.
3. Set the desired frequency of operation, and make sure that V_{IL} and V_{IH} and f_{MAX} are within datasheet limits. The SY58012U and SY58013U can accept LVPECL, LVDS, and CML input compatible signals. In addition, if an eye-diagram is desired, set the Agilent BERT Stack to $2^{23}-1$ PRBS pattern, if a clock pattern is desired, set the Agilent BERT Stack accordingly.
4. Connect OUT and /OUT of the evaluation board to an oscilloscope.
5. Connect the trigger out connection of the Agilent BERT Stack to the input trigger of the oscilloscope and make measurement.

Jitter Test

Measuring jitter is a relative process and involves establishing a base line. Measure the generated jitter from a pulse generator used to drive the SY58011U, SY58012U, or SY58013U. Once this is established, jitter generated from the part is compared against the jitter generated from the pulse generator, and the difference is the jitter generated from the DUT.

Deterministic Jitter (DJ)

This section describes how to measure DJ using the SY58011/12/13U evaluation board. An example bench setup is shown in Figure 5. Of the various methods to obtain DJ, this document describes how to use the Wavecrest DTS-2079 TIA. Other instruments will require slightly different procedures, though the major steps are common. Following these instructions, you will be able to measure DJ, and obtain results like Figures 6a and 6b.

You will need:

- A SY58011U, SY58012U or SY58013U evaluation board
- A power supply
- A digital signal source capable of generating a fixed 20-bit or 32-bit pattern, at up to 2.5Gbps
- A Wavecrest DTS-2079 TIA
- Two pair of length-matched SMA cables




Figure 5. Measuring DJ

The following steps measure DJ using the SY58011U, SY58012U or SY58013U evaluation board:

1. *Connect Power Source:* (see above)
2. *Connect Data Source:* Set your data source to generate a pseudo-random data stream. Any pattern 2^7-1 PRBS or better will do. If there is a choice, use $2^{23}-1$ PRBS. Set the data rate to 2.5Gbps. Set the output high level to be +400mV, and the output low level to be -400mV.

Using one pair of length matched SMA cables, connect the differential output of the signal generator to "IN", labeled "/IN". In the setup shown in Figure 5, an Agilent 8133A signal source generates a $2^{32}-1$ PRBS pattern.
3. *Connect Data Output:* Using another pair of length matched SMA cables, connect "Q" and "/Q" to oscilloscope vertical channels. Connect a trigger output from the digital generator to the trigger input of the oscilloscope.
4. *Terminate Unused Inputs and Outputs:* Cap unused SMA connectors with 50Ω terminators.
5. *Measure Output Amplitude:* Measure the peak-to-peak amplitude of the output from the evaluation board.
6. *Adjust Source Amplitude:* Remove the connections to the oscilloscope. Move the connection from the signal source so that it now goes to the oscilloscope. Adjust the output amplitude of the signal source so that it equals the output amplitude measured in step 6.
7. *Use Data Source:* Set the data source to generate a K28.5 pattern, which is the 20-bit sequence "0011 1110 1011 0000 0101," where the spaces are added for readability. The Agilent 8133A used in Figure 5 can only generate a 32-bit pattern. In this case, use "0011 1110 1011 1010 1100 0001 0100 0101," where once again, spaces are added for readability.

8. *Calibrate TIA:* Connect the signal source to the TIA CH1. Connect the signal generator trigger output to the TIA ARM1, and set the signal generator to generate a trigger pulse once for each iteration of the pattern. Select TIA “DATACOM TOOLS,” then “KNOWN PATTERN W/ MARKER.” Select view of “DCD+DDJ vs. Spacing.” Set “Quick Mode” and “Advanced” both on.

Click the PULSE FIND button and verify that there is swing on both CH1 and ARM1. On page 2, click the LEARN button. Set the data rate to 2500, the pattern length to 20 or 32 bits, as appropriate, and select the “DCD” check box. Save the calibration.

Return to page 1. Perform an acquisition, and record the DJ number. This step calibrates the TIA against the signal generator output, and then records the “clean” DJ value from this signal generator and TIA combination. You will get something like Figure 6a.

9. *Use the SY58011U, SY58012U or SY58013U evaluation board:* Connect the signal source to evaluation board “IN” and “/IN,” as before. Connect the evaluation board TIA CH1. Connect a 50Ω termination to evaluation board labeled “/Q”. Perform an acquisition on the TIA again. You will get something like Figure 6b. Record the new DJ number. The difference between this DJ value, and the DJ recorded in step 8, is the DJ.




Figure 6a. TIA Output of the Source, Just After Calibration





Figure 6b. TIA Output of the SY58011/12/13U Evaluation Board

Random Jitter

Random jitter can be measured two different ways. One way is similar to measuring the deterministic jitter which uses a Wavecrest DTS Instrument, but with a K28.7 1010... (clock pattern) using the same concept of measuring the jitter generated by the Agilent 8133A, then comparing it to the jitter generated from the device while driven by the Agilent 8133A. Random jitter is a RMS (Root Means Square) number, therefore, the RJ of the device and generator minus the RJ of the generator is not a valid calculation. Instead, the RJ of the device is the square root of the difference of squares of the RJ of the generator and device minus the square of the RJ of the device. Another way is to drive the device using a clock pattern and measuring the histogram at the output using a Tektronic scope and directly measuring the random jitter.



Notes.

1. EPAD = GND
2. In DC-coupled mode, C6 to C9 are 0Ω resistors.
3. In AC-coupled mode, C6 to C9 are 0.1μF capacitors, (actual value depends on frequency of interest).

Figure 7. SY58011U Evaluation Board Schematic




Figure 8. SY58012/13U Evaluation Board Schematic

BILL OF MATERIALS**SY58011U**

Item	Part Number	Manufacturer	Description	Qty.
C1-C4, C6-C9		Panasonic ^(1, 4)	0.1 μ F, 25V, 10% Ceramic Capacitor, Size 0402, X5R, Dielectric	8
C5		Panasonic ⁽¹⁾	6.8 μ F, 25V, 10% Ceramic Capacitor, Size 0402, X5R, Dielectric	1
J1, J2	111-0703-001	Johnson Components ⁽²⁾	Banana Jack	2
SMA1-SMA6	142-0701-851	Johnson Components ⁽²⁾	Jack Assembly End Launch SMA	6
U1	SY58011U	Micrel, Inc. ⁽³⁾	Evaluation Device, 16 MLF	1

SY58012/13U

Item	Part Number	Manufacturer	Description	Qty.
C1, C3, C5-C11		Panasonic ^(1, 6)	0.1 μ F, 25V, 10% Ceramic Capacitor, Size 0402, X5R, Dielectric	9
C2, C4		Panasonic ⁽¹⁾	6.8 μ F, 20V, Tantalum Electrolytic Capacitor, Size C	2
J1	111-0703-001	Johnson Components ⁽²⁾	Black Banana Jack	1
J2, J3	111-0702-001	Johnson Components ⁽²⁾	Red Banana Jack	2
R3-R6		Panasonic ^(1, 5)	10%, 1/16W Resistor SMD, Size 0402	4
SMA1-SMA6	142-0701-851	Johnson Components ⁽²⁾	Jack Assembly End Launch SMA	6
U1	SY58012/13U	Micrel, Inc. ⁽³⁾	Evaluation Device, 16 MLF	1

Notes:

1. Panasonic tel: 847-468-5624
2. Johnson Components tel: 800-247-8256
3. **Micrel, Inc.** tel: 408-944-0800
4. In DC-coupled mode, C6-C9 are 0 Ω resistors.
5. In DC-coupled mode, R3-R6 are not mounted. In AC-coupled mode, R3-R6 are 50 Ω for a 2.5V system, and 100 Ω for a 3.3V system.
6. In DC-coupled mode, C8-C11 are 0 Ω resistors.

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB <http://www.micrel.com>

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.