



Data Path - FEX to Hub and then to ROD




Hub-Module ATCA Power Entry




SHELF GND also connects to the EDS Strip and to the Front Panel. See the Hub Module Grounds Diagram.

ATCA Power Entry Module
I2C Adrs 0101xyz
xyz is set by R955

Hub-Module Isolated +12V Supply




Hub-Module Ground Connections



The Front Panel Connects to the Front Section of the EDS Strip and thus to the Shelf Ground


Not shown are the 400 connections from the Zone 2 Connector Ground Pins to the PCB Ground Planes.

Hub-Module IPMC General




The IPMC's master and slave JTAG ports are not used in the Hub Module design.


IPMC: Power Entry Alarm, Mgt. I2C, Payload Enable, LEDs



IPMC: Vcc-Gnd, Ethernet, User I/O, JTAG, Sensor I2C



Switch Chip - Support Circuits 3




U31 Switch Chip "A" BCM53128

Transmitter and Receiver MiniPOD Modules

Transmitter MiniPOD Trans_MP1 is shown in this drawing.
 Only Trans_MP1 fibers D0, D1, D2, D4, D6, D8, D10, D11 are driven.
 Tx2 and Tx0 in MGT Quads: 227, 226, 225, 224 drive these fibers
 in that order.

Receiver MiniPOD Rec_MP2 has a similar circuit.
 Rec_MP2 fibers D2, D4, D6, D8 are received through coupling capacitors
 in that order by Hub FPGA MGT Quad 224 Receivers:
 Rx2, Rx1, Rx0 and by Quad 124 Receiver Rx0.
 The other 8 MiniPOD fibers are not received.



Trans R2425:R2428
 Recvr R2445:R2448
 All 4.99k Ohm

The MiniPOD No-Connection Pins are:
 C7, D5, E5, E7, F5, F6, G7


The MiniPOD Ground Pins are:
 A1, A3, A5, A7, A9
 B1, B3, B5, B7, B9
 C1, C2, C8, C9
 D3, D7
 E1, E2, E8, E9
 F3, F7
 G1, G2, G8, G9
 H1, H3, H5, H7, H9
 J1, J3, J5, J7, J9

Receiver MiniPOD power filter
 reference designators are higher by 20.

TWS Bus Address
 set to Zero
 for both of the
 Hub's MiniPOD Modules.

MiniPOD Signal Pin	Transmit Signal Pin	Receive Signal Pin	Data Pairs
D0*	D1	D8*	A8 B8
D0-	D2	D8-	B8 B8
D1*	F1	D9*	J8 J8
D1-	F2	D9-	H8 H8
D2*	A2	D10*	D9 D9
D2-	B2	D10-	D8 D8
D3*	J2	D7*	D11* F9
D3-	H2	D7-	D11- F8

Hub - GTY Transceivers - QUADs 124:133



* → These Quads receive the LHC locked 320.6296 MHz reference clock.

MGT_FO_ → MGT Data Fanout Channel Number

ST → Straight Through

PF → Polarity Flip


AL → Aurora Lane Number

0,1 → UltraScale FPGA Super Logic Region

N.C. → No Connection

C.L. → Center Line of BGA

Hub - GTH Transceivers - QUADs 224:233



* → These Quads receive the LHC locked 320.6296 MHz reference clock.

MGT_FO_ → MGT Data Fanout Channel Number

ST → Straight Through

PF → Polarity Flip


AL → Aurora Lane Number

0,1 → UltraScale FPGA Super Logic Region

N.C. → No Connection

C.L. → Center Line of BGA

Hub Module Power Supplies



The First Enable must be asserted at least 20 msec before the Sequence Ramp starts.


The SWCH_1V2 supply is not enabled until after the other supplies have ramped up and are stable.

I2C addresses are in TI-GE octal format.

The FPGA System Monitor Reference Supplies are not shown in this drawing.

HUB System Monitor Reference Supply


UltraScale Virtex FPGA System Monitor Reference



The inductors are Wurth 742792116, 1206, 60 mOhm.
 See: SysMon UG580 Pg. 9 and 71, 72.


Actual reference designators are larger by 1850.

Hub Module 40 Amp DC-DC Converter Design




The FPGA_CORE Converter, DCDC1, is shown. It is the only 40 Amp converter used in the Hub. The actual Converter reference designators are larger by 1000. Converter reference designators increment by 50 from one converter to the next.

Hub Module 20 Amp DC-DC Converter with External Filter



The MGT-AVCC Converter, DCDC2, is shown. The other 20 Amp converters are similar: MGT-AVTT and FAN-1V8. All 3 have filter chokes. The actual Converter reference designators are larger by 1000. Converter reference designators are incremented by 50 from one converter to the next.

Hub Module Linear Regulators




R1153, R1173 provide a +-5% V_Out adjustment range.

Component Values

C1150, C1170	Cap_220_nFd_0603	L1151	Würth 742792116
C1151, C1171	Cap_220_nFd_0603	L1171	~2 uH, 2.5 Amp
C1152, C1172	Cap_10_uFd_10_V_0805	DZ1151	MMSZ4683T1G
C1153, C1173	Cap_220_nFd_0603	DZ1171	MMSZ4683T1G
C1154, C1174	Cap_10_uFd_10_V_0805		
C1155, C1175	Cap_330_uFd_Tant_V		
R1151, R1171	Res_Zero_Ohm_0603		
R1152	Res_464_Ohm_0603_TC		
R1172	Res_1070_Ohm_0603_TC		
R1153, R1173	Res_100_Ohm_3_Turn_Var		
R1154, R1174	Res_1k_Ohm_0603_TC		

LT1764AEQ*PBF
LT1764AEQ*TRPBF

Top View DD Package




- 1 Shut_Down_B
- 2 V_IN
- 3 Ground
- 4 V_OUT
- 5 Sense/Adjust
- 6 Ground

Internal reference 1.210 Volt
Dropout Voltage < 450 mV

Expexted Loads

MGT_AVAUX 1.800 Volt	109 UltraScale GTH and GTY Connections 0.60 Amps est.
BULK_2V5 2.500 Volt	MiniPOD Trans + Rec 0.90 Amps max. Clock Fanout 0.30 Amps max.

Hub Power Supply Startup



Requirements

Allow the Isolated +12V Supply to stabilize for 500 msec before asserting the First DCDC Converter Enable.

First DCDC Converter Enable must be asserted for 20 msec minimum before the Sequence Ramp starts.


The Sequence Ramp should bring up the FPGA supplies in about 5 to 9 msec.

Once the Sequence Ramp is complete must wait a minimum of 10 msec before asserting the Second DCDC Converter Enable.

The SWCH_1V2 supply must ramp up within 2 msec maximum.

All supplies must be up and stable for 100 msec minimum before the Startup Reset is dropped.


Hub Power Supply Shutdown




Sequence

When the Enable signal to the Isolated +12V Supply is dropped the Sequence Ramp will immediately begin to fall. The supplies will ramp down in an organized manner for as long as the Isolated +12V remains above threshold. Once the Isolated +12V bus falls below threshold then the First Enable signal to the 6 FPGA DCDC Converters is dropped. The Second Enable (to the SWCH_1V2 converter) is dropped as soon as the Isolated +12V Enable is deasserted.

Block Diagram of Power Control Drawing #30



Hub Power Supply Control




All NANDs and Inverters operate from a Vcc of CNST_5V0.

The U3 NANDs are 74HC10. The U4 Inverters are 74HCT04 HCT to pickup the one 3V3 signal.


The actual Power Control Ref. Design, are higher by 2950.

ByPass capacitors C2955:C2959 go with this page.

Block Diagram Power Good & Reset Drawing #31




Hub Power Good and Board Startup Reset



Hub-Module JTAG String

R581:R583
4.99k Ohm PU



R584:R590, R593
Series Termination
Resistors

ByPass Capacitors
C2941 : C2947
go with this page.


Other Section
of U555 used
by Config. Done
See Drw: 36

ROD Power Control
Signal #2
High when the
ROD Power is Good
See Drawing #42

Phys Chip - RGMII, MDC/DMIO, and Base-T Circuits

U21 Phys Chip
KSZ9031RNX


Phys Chip U22 Reference Designators
are higher by 50 than those shown for U21.



Phys Chip BASE-T Connections to the "Magnetics" or to Capacitor Coupling:

TxRxP_A	pin 2	TxRxP_B	pin 5	TxRxP_C	pin 7	TxRxP_D	pin 10
TxRxN_A	pin 3	TxRxN_B	pin 6	TxRxN_C	pin 8	TxRxN_D	pin 11

Hub FPGA - Banks 0 & 65 - Configuration



For the default Hub Module setup the underlined resistors/jumpers are installed in the 6 pairs above.

Hub-Module IPMC Sensor I2C Bus


3x DISCEN pulled to 3V3 with 10k R1503, R1513, R1523. Hi enables the Auto-Disconnect.

3x ACC_B pulled to 3V3 with 10k R1504, R1514, R1524. Hi disables the Accelerator.




The IPMC has internal 4.7k Ohm pull-up resistors to 3V3 for SCL and SDA

3x READY pulled to 3V3 with 10k R1505, R1515, R1525 so it can be probed.


3x ENABLE pulled to 3V3 with 10k R1506, R1516, R1526 and connected to the Hub FPGA 3V3 Select I/O Bank. LTC4315 has 1.4V Enable Threshold - Hi to Enable.




Hub FPGA DCI, VREF, MGT Calibration Resistors

<p>Select I/O Banks DCI Calibration Resistors VRP Pins</p>	<p>Select I/O Banks VREF Pull-Down Resistors VREF Pins</p>	<p>MGT Transceivers MGT Termination Calibration Resistors MGTAVTTRCAL and MGTTRREF Pins</p>
		
<p>Installed in Banks: 65, 66, 67, 68, 71</p>	<p>Installed in Banks: 65, 66, 67, 68, 71, 84, 94</p>	<p>Installed in Quads: 125, 130, 226, 231</p>
<p>Banks: 70, 72 are only used for static output signals in the Hub design. Banks: 84, 94 do not support DCI.</p>	<p>Banks: 70, 72 are only used for static output signals in the Hub design.</p>	<p>These service all 80 MGT Transceivers</p>

Hub Module - 25 MHz Ethernet Clock



Hub 40.08 MHz LHC Clock Generation




Note:


* The Vertex UltraScale Select I/O pins that receive the AC coupled LVDS Clock signals must use their Internal DC Bias source. See Select I/O pg 127, DQS_BIAS, EQ_LEVEL_0.

Spare Crystal Oscillator
Location on the Hub PCB






Hub 40.08 MHZ LHC Clock Distribution



Hub Module 320.64 MHz LVPECL LHC Clock



ROD Present - ROD's SMBAlert - 4 ROD Power Control Signals



Ethernet Magnetics


Switch or Phys

RJ-45 or Backplane

Front Panel RJ-45


AMP 1888653-4

Pin Assignments




Circuit	Pin
0+, DA+	1
0-, DA-	2
1+, DB+	3
1-, DB-	6
2+, DC+	4
2-, DC-	5
3+, DD+	7
3-, DD-	8

The Condo RJ-45 geometry has pin numbers that are correct for both sections (i.e. tabs up and down).




ATCA Backplane
Hub Slot Base Interface
Pin Assignments

Circuit	Pin
0+, DA+	A
0-, DA-	B
1+, DB+	C
1-, DB-	D
2+, DC+	E
2-, DC-	F
3+, DD+	G
3-, DD-	H




For a given Ethernet 4 pair connection routing may swap sections within one set of magnetics.




In a given section of magnetics routing may swap the Dir and Cmp pins just as long as this swap is made at both the input and output of that section.

Magnetics
Pulse HX5201NL





Hub Module Front Panel Connectors and Cables



Hub-Module Overall Block Diagram



Hub - Front Panel Resources for ROD




U51
74AVCH8T245
DIR HI A->B
A=1V8 B=3V3

U52
74LVCO7A
Vcc=BULK_3V3
Open Drain


R245:R247 240 Ohm
R248,R249 330 Ohm
R257,R258 240 Ohm

HUB Power System Block Diagram Drawing #51



FEX MGT Data FanOut

One channel of the seventy four channel FEX MGT Data Fanout is shown. The pin numbers and reference designators in this drawing are for MGT Fanout Channel #1. This MGT Fanout channel services FEX #3 Data Lane #0. See also Drawing #5.




Expected Vcc current per chip:
170 mA typ. 210 mA max.
Expected total MGT Fanout current:
12.6 Amps typ. 15.5 Amps max.
With the FAN_1V8 supply set for 1.800 Volts,
Expected total MGT Fanout power:
22.6 Watts typ. 28.0 Watts max.


There is an independent Equalizer Group Control signal for each FEX Data Source.

Front Panel Access Signals and Spare Gates

Hub Module Access Output Signals



Hub Module Spare Clock Oscillator



Hub Module Spare Gates

- U554 Translator pin 19 In pin 5 out
- U554 Translator pin 20 In pin 4 out
- U554 Translator pin 21 In pin 3 out

TI - 40400 Standard Control Loop Setup

TI Example Design

V_{in} = 12 Volts
 V_{out} = 1.2 Volts
 Max Output = 20 Amps

Inductor = 0.75 μ H


$R1$ = 10k Ohm
 $R2$ = 10k Ohm
 $C1$ = 820 pF
 $R3$ = 2.74k Ohm
 $C3$ = 680 pF
 $C2$ = 2.2 nF
 $R4$ = 4.99k Ohm

$$V_{out} = V_{ref} \times \frac{R1 + R2}{R2}$$


$$R2 = R1 \times \frac{V_{ref}}{V_{out} - V_{ref}}$$

TI Datasheet Pin Names & Reference Designators


- TPS40400 Chip Pin




Lineage Power Assumed Standard 20 Amp Setup



Lineage Power 20 Amp Setup with External LC Filter




ROD plus Hub Overall Sensor I2C Bus



Hub Readout Data Connections

Hub+ROD ATCA Slot #1

Hub+ROD ATCA Slot #2





The lines in this drawing show the flow of Hub Readout Data both within a Hub card and between the two Hub cards.

AL_0 ----> Aurora Lane 0
 AL_1 ----> Aurora Lane 1

"Q" ----> MGT Quad Number
 Rx/Tx ----> Channel In Quad

ATCA Standard IPMC Power Control & Handle Switch




Handle Switch Contacts
 1 - 3 Are Open &
 1 - 2 Are Closed
 Only When the Card is
 Fully Inserted and the
 Handle is Latched.

For Normal Standard ATCA Operation:

Switch Terminal*2 and the Yellow Wire Are Not Used
 Jumper JMP5 Is Installed
 Jumper JMP6 Is Not Installed

IPMC Power Control Bypass



This Drawing Shows the IPMC Power Control Bypassed and the Handle Switch Used to Both Send the Card Extraction Signal to the IPMC and to Control the ON/OFF State of the Isolated 48V to 12V Converter:

- Switch Terminal #2 and the Yellow Wire Are Used as Shown.
- Both Jumpers JMP5 and JMP6 Must Be Removed.
- The Yellow Wire Was Connected to the Common Pin of Both JMP5 and JMP6 for Added Mechanical Support.

Simpler Bypass of the IPMC Power Control:

- Remove Either the IPMC or JMP5 or Both of them.
- With Light-Weight Twisted-Pair Wires Connect a Miniature Toggle Switch Across Jumper JMP6.
- Handle Switch Terminal #2 & Yellow Wire Are NOT Used.
- Handle Switch Only Needs to Be Wired If You Need to Send the Extraction Signal to the IPMC.