



- 5 Data Path FEX to Hub and to ROD
- 6 ATCA Power Entry
- 7 Isolated +12V Supply
- 8 Ground Connections
- 9 IPMC : General
- 13 IPMC : HW Adrs, Handle Switch, IPMBus
- 14 IPMC : Alarm, Mgt I2C, Payload Enb, LEDs
- 16 IPMC : Ethernet, User I/O, JTAG, Sensor I2C
- 17 Switch Chip : Clk, Reset, MD Loop, EEPROM
- 18 Switch Chip : Power, Ground, RDAC
- 19 Switch Chip : Control Jumpers
- 21 Transmitter and Receiver Minipod Optical Modules
- 22 GTY Transceiver Assignments
- 23 GTH Transceiver Assignments
- 24 Power Supplies Overall
- 25 System Monitor Reference Supply
- 26a 40Amp DCDC Converter Design
- 26b 20Amp DCDC Converter Design
- 26c 12Amp DCDC Converter Design
- 27 Linear Regulators
- 28 Power Supply Startup
- 29 Power Supply Shutdown
- 30 Power Supply Control
- 31 Power Supply Good & Board Startup Reset
- 32 Board Reset Distribution & ROD Power Control
- 33 Hub JTAG String
- 34 Phys Chip : Power, Clock, Reset, LEDs
- 35 Phys Chip : RGMII, MDC/MDIO, Base-T
- 36 Hub FPGA Configuration : Banks 0 & 65
- 37 Hub Module Sensor I2C Bus
- 38 Hub FPGA : DCI, VREF, MGT Calib Resistors
- 39 Hub 25 MHz Ethernet Clock
- 40a Hub 48.08 MHz LHC Clock Generation
- 40b Hub 48.08 MHz LHC Clock Distribution
- 41 Hub 320.64 MHz LHC Clock Gen
- 42 ROD Present & Power Control Signals
- 43 Hub Ethernet Magnetics
- 44 Hub Front Panel Connectors And Cables
- 48 Hub Overall Block Diagram
- 50 Hub Front Panel ROD Resources
- 51 Power System Block Diagram
- 52 Hub FEX MGT Data Fanout Channel
- 53 Front Panel Access Signals and Spares
- 54 TI 40400 Standard Control Loop
- 55 DCDC 20 Amp Standard Setup
- 56 DCDC 20 Amp With External LC Filter
- 57 Hub Plus ROD Sensor I2C Bus
- 58 Hub Readout Data Connections
- 59 IPMC : ATCA Power Control Normal
- 60 IPMC : ATCA Power Control Bypass

- 48 Hub Overall Block Diagram
    - 5 Data Path FEX to Hub and to ROD
    - 52 Hub FEX MGT Data Fanout Channel
    - 58 Hub Readout Data Connections
  
  - 22 GTY Transceiver Assignments
  - 23 GTH Transceiver Assignments
  
  - 51 Power System Block Diagram
  - 24 Power Supplies Overall
    - 6 ATCA Power Entry
    - 7 Isolated +12V Supply
    - 8 Ground Connections
  - 26a 40Amp DCDC Converter Design
  - 26b 20Amp DCDC Converter Design
  - 26c 12Amp DCDC Converter Design
  - 27 Linear Regulators
  - 25 System Monitor Reference Supply
  - 28 Power Supply Startup
  - 29 Power Supply Shutdown
  - 30 Power Supply Control
  - 31 Power Supply Good & Board Startup Reset
  - 32 Board Reset Distribution & ROD Power Control
  - 42 ROD Present & Power Control Signals
  - 54 TI 40400 Standard Control Loop
  - 55 DCDC 20 Amp Standard Setup
  - 56 DCDC 20 Amp With External LC Filter
- 
- 39 Hub 25 MHz Ethernet Clock
- 40a Hub 48.08 MHz LHC Clock Generation
- 40b Hub 48.08 MHz LHC Clock Distribution
- 41 Hub 320.64 MHz LHC Clock Gen
- 
- 17 Switch Chip : Clk, Reset, MD Loop, EEPROM
- 18 Switch Chip : Power, Ground, RDAC
- 19 Switch Chip : Control Jumpers
- 34 Phys Chip : Power, Clock, Reset, LEDs
- 35 Phys Chip : RGMII, MDC/MDIO, Base-T
- 43 Hub Ethernet Magnetics
- 
- 33 Hub JTAG String
- 37 Hub Module Sensor I2C Bus
- 57 Hub Plus ROD Sensor I2C Bus
- 
- 21 Transmitter and Receiver Minipod Optical Modules
- 
- 36 Hub FPGA Configuration : Banks 0 & 65
- 38 Hub FPGA : DCI, VREF, MGT Calib Resistors
- 
- 44 Hub Front Panel Connectors And Cables
- 50 Hub Front Panel ROD Resources
- 53 Front Panel Access Signals and Spares
- 
- 9 IPMC : General
- 13 IPMC : HW Adrs, Handle Switch, IPMBus
- 14 IPMC : Alarm, Mgt I2C, Payload Enb, LEDs
- 16 IPMC : Ethernet, User I/O, JTAG, Sensor I2C
- 59 IPMC : ATCA Power Control Normal
- 60 IPMC : ATCA Power Control Bypass
-

# Data Path - FEX to Hub and then to ROD



# Hub-Module ATCA Power Entry




SHELF GND also connects to the EDS Strip and to the Front Panel. See the Hub Module Grounds Diagram.


ATCA Power Entry Module

I2C Adrs 0101xyz  
xyz is set by R955

# Hub-Module Isolated +12V Supply




# Hub-Module Ground Connections



The Front Panel Connects to the Front Section of the EDS Strip and thus to the Shelf Ground

Not shown are the 400 connections from the Zone 2 Connector Ground Pins to the PCB Ground Planes.

# Hub-Module IPMC General




The IPMC's master and slave JTAG ports are not used in the Hub Module design.


# IPMC: HW-Adrs, Handle Switch, IPMBus

Front Panel  
Handle Switch


This Switch is Open  
( i.e. does not make  
a connection )  
When the Card is  
Fully Inserted and the  
Handle is Latched.



Dual IPMBuses to the Shelf Manager




Backplane Zone 1 Connector






# IPMC: Power Entry Alarm, Mgt. I2C, Payload Enable, LEDs




# IPMC: Vcc-Gnd, Ethernet, User I/O, JTAG, Sensor I2C




# Switch Chip - Support Circuits 1

Signals to/from pins in the Hub's  
UltraScale FPGA 3V3 Select I/O Banks



Reference Designators  
shown are for Switch  
Chip "A". Chips "B" and "C"  
increment by 100 each.

# Switch Chip - Support Circuits 2



DVDD Pins: 16, 27, 31, 40, 53, 135, 148, 162, 169, 183

AVDDL Pins: 71, 77, 83, 89, 95, 100, 106, 112, 118, 124, 200, 206, 212, 218, 224, 229, 235, 241, 247, 253

AVDDH Pins: 74, 80, 86, 92, 103, 109, 115, 121, 203, 209, 215, 221, 232, 238, 244, 250

OVDD Pins: 125, 129, 133, 138, 142, 145, 153

OVDD2 Pins: 3, 11, 19, 43, 44, 57, 63, 68, 165, 173, 180, 187, 193

Reference Designators are shown for U31 Switch Chip "A".


Reference Designators increment by 100 going to chips "B" and "C".

10 uFd Capacitors: C2001, C2003, C2005, C2007, C2009, C2011, C2013:C2015, C2036, C2037, C2048:C2050, C2067, C2068, C2076, C2077


1 uFd Capacitors: C2016:C2035, C2051:C2066

100 nFd Capacitors: C2002, C2004, C2006, C2008, C2010, C2012, C2038:C2047, C2069:C2075, C2078:C2090

# Switch Chip - Support Circuits 3




# Transmitter and Receiver MiniPOD Modules



The MiniPOD No-Connection Pins are:  
C7, D5, E5, E7, F5, F6, G7


The MiniPOD Ground Pins are:  
A1, A3, A5, A7, A9  
B1, B3, B5, B7, B9  
C1, C2, C8, C9  
D3, D7  
E1, E2, E8, E9  
F3, F7  
G1, G2, G8, G9  
H1, H3, H5, H7, H9  
J1, J3, J5, J7, J9

Receiver MiniPOD power filter reference designators are higher by 20.




Transmitter MiniPOD Trans\_MP1 is shown in this drawing.  
Only Trans\_MP1 fibers D0, D1, D2, D4, D6, D8, D10, D11 are driven.  
Tx2 and Tx0 in MGT Quads: 227, 226, 225, 224 drive these fibers in that order.

Receiver MiniPOD Rec\_MP2 has a similar circuit.  
Rec\_MP2 fibers D2, D4, D6, D8 are received through coupling capacitors in that order by Hub FPGA MGT Quad 224 Receivers: Rx2, Rx1, Rx0 and by Quad 124 Receiver Rx0.  
The other 8 MiniPOD fibers are not received.



MiniPOD Signal	MiniPOD Pin	Transmit or Receive	Hub Signal	Hub Pin	Data Pairs
D0+	D1	D4+	A4	D8+	A8
D0-	D2	D4-	B4	D8-	B8
D1+	F1	D5+	J4	D9+	J8
D1-	F2	D5-	H4	D9-	H8
D2+	A2	D6+	A6	D10+	D9
D2-	B2	D6-	B6	D10-	D8
D3+	J2	D7+	J6	D11+	F9
D3-	H2	D7-	H6	D11-	F8

# Hub - GTY Transceivers - QUADs 124:133



\* → These Quads receive the LHC locked 320.6296 MHz reference clock.

MGT\_FO\_ → MGT Data Fanout Channel Number

ST → Straight Through

PF → Polarity Flip


AL → Aurora Lane Number

0,1 → UltraScale FPGA Super Logic Region

N.C. → No Connection

C.L. → Center Line of BGA

# Hub - GTH Transceivers - QUADs 224:233



\* → These Quads receive the LHC locked 320.6296 MHz reference clock.

MGT\_FO\_ → MGT Data Fanout Channel Number

ST → Straight Through

PF → Polarity Flip

AL → Aurora Lane Number


0,1 → UltraScale FPGA Super Logic Region

N.C. → No Connection

C.L. → Center Line of BGA




# Hub Module Power Supplies



# HUB System Monitor Reference Supply

## UltraScale Virtex FPGA System Monitor Reference




The inductors are Wurth 742792116, 1206, 60 mOhm.

See: SysMon UG580 Pg. 9 and 71, 72.


Actual reference designators are larger by 1850.

# Hub Module 40 Amp DC-DC Converter Design




The FPGA\_CORE Converter, DCDC1, is shown. It is the only 40 Amp converter used in the Hub. The actual Converter reference designators are larger by 1000. Converter reference designators increment by 50 from one converter to the next.


# Hub Module 20 Amp DC-DC Converter with External Filter




# Hub Module 12 Amp DC-DC Converter Design



# Hub Module Linear Regulators



LT1764AEQ\*PBF  
LT1764AEQ\*TRPBF  
Top View DD Package



- 1 Shut\_Down\_B
- 2 V\_IN
- 3 Ground
- 4 V\_OUT
- 5 Sense/Adjust
- 6 Ground

Internal reference 1.210 Volt  
Dropout Voltage < 450 mV


### Expected Loads

MGT_AVAUX 1.800 Volt	109 UltraScale GTH and GTY Connections 0.60 Amps est.
BULK_2V5 2.500 Volt	MiniPOD Trans + Rec 0.90 Amps max.  Clock Fanout 0.30 Amps max.

### Component Values

C1150, C1170	Cap_220_nFd_0603	R1151, R1171	Res_Zero_0hm_0603	L1151	Wurth 742792116
C1151, C1171	Cap_220_nFd_0603	R1152	Res_464_0hm_0603_TC	L1171	~2 uH, 2.5 Amp
C1152, C1172	Cap_10_uFd_10_V_0805	R1172	Res_1070_0hm_0603_TC	DZ1151	MMSZ4683T1G
C1153, C1173	Cap_220_nFd_0603	R1153, R1173	Res_100_0hm_3_Turn_Var	DZ1171	MMSZ4683T1G
C1154, C1174	Cap_10_uFd_10_V_0805	R1154, R1174	Res_1k_0hm_0603_TC		
C1155, C1175	Cap_330_uFd_Tant_V				

# Hub Power Supply Startup



## Requirements

Allow the Isolated +12V Supply to stabilize for 500 msec before asserting the First DCDC Converter Enable.

First DCDC Converter Enable must be asserted for 20 msec minimum before the Sequence Ramp starts.


The Sequence Ramp should bring up the FPGA supplies in about 5 to 9 msec.

Once the Sequence Ramp is complete must wait a minimum of 10 msec before asserting the Second DCDC Converter Enable.

The SWCH\_1V2 supply must ramp up within 2 msec maximum.

All supplies must be up and stable for 100 msec minimum before the Startup Reset is dropped.

# Hub Power Supply Shutdown




## Sequence

When the Enable signal to the Isolated +12V Supply is dropped the Sequence Ramp will immediately begin to fall. The supplies will ramp down in an organized manner for as long as the Isolated +12V remains above threshold. Once the Isolated +12V bus falls below threshold then the First Enable signal to the 6 FPGA DCDC Converters is dropped. The Second Enable (to the SWCH\_1V2 converter) is dropped as soon as the Isolated +12V Enable is deasserted.




# Block Diagram of Power Control Drawing #30







# Block Diagram Power Good & Reset Drawing #31



# Hub Power Good and Board Startup Reset



# Board Reset Distribution - ROD Power Control



ByPass capacitors  
C297:C2980  
go with this page.

## Consumers of the Board\_Startup\_Reset\_B signal and Rules:

Open Drain Inverters are NC7SV05  
2 input ANDs are NC7SV08

All ICs on this page are powered  
by BULK\_3V3 except as indicated.

Except for the LED circuits, the actual  
Ref Desigs on this page are higher by 2950.

When all power is Good and Board\_Startup\_Reset\_B has finished, then turn ON the front panel Power Good LED.

Allow FPGA to Configure, hold FPGA INIT Low with open-drian until ready to Configure, pull-up to 1V8.


Flash active Low Reset must be held Low for 300 usec min after all power good, 1V8 signal.

Switch chips active Low Reset, 80 msec min Low with 25 MHz clock running and power good, Max rise time 25 nsec, 3V3 signal.


Phys chip active Low Reset must be held Low for 10 msec min after all power good, 1V8 signal.

Enable\_ROD\_Power must drive 1V8 signal into a 1k Ohm load to Gnd on the ROD.

# Hub-Module JTAG String



# Phys Chip - Power, Clock, Reset, and LED Circuits



from U2964  
on Drw. 32

AVDDL Pins: 4, 9

DVDDH Pins: 16, 34, 40

AVDDL\_PLL Pins: 44

AVDDH Pins: 1, 12

DVDDL Pins: 14, 18, 23, 26, 30, 39

Reference Designators are shown for U21 Phys Chip.

Reference Designators increment by 50 going Phys Chip U22.

L1903: Wurth\_742792116 2 uH 60 mOhm 2.5 A

L1901, L1902, L1904, L1905: Wurth 782633601 2 uH 200 mOhm 1A

10 uFd Capacitors:

C1901, C1902, C1903, C1904, C1905,  
C1906, C1907, C1908, C1909, C1910

100 nFd Capacitors:

C1911, C1912, C1913, C1914, C1915, C1916, C1917,  
C1918, C1919, C1920, C1921, C1922, C1923, C1924


R1901 : R1904  
Provide the  
Physical Address  
Strapping Option

Drw: 34  
Rev. 31-May-2016

# Phys Chip - RGMII, MDC/DMIO, and Base-T Circuits

U21 Phys Chip  
KSZ9031RX

Phys Chip U22 Reference Designators  
are higher by 50 than those shown for U21.



Phys Chip BASE-T Connections to the "Magnetics" or to Capacitor Coupling:


TxRxP_A pin 2	TxRxP_B pin 5	TxRxP_C pin 7	TxRxP_D pin 10
TxRxN_A pin 3	TxRxN_B pin 6	TxRxN_C pin 8	TxRxN_D pin 11

R	R	R
1906	1912	1910
PHYAD2	Mode_0	Mode_1

R1905 : R1914  
Set the Various  
Strapping Options  
for the Phys Chip.  
See the Hub Module  
Jumpers Document  
for details.



# Hub FPGA - Banks 0 & 65 - Configuration



# Hub-Module IPMC Sensor I2C Bus


3x DISCEN pulled to 3V3 with 10k R1503, R1513, R1523. Hi enables the Auto-Disconnect.

3x ACC\_B pulled to 3V3 with 10k R1504, R1514, R1524. Hi disables the Accelerator.

The IPMC has internal 4.7k Ohm pull-up resistors to 3V3 for SCL and SDA


3x READY pulled to 3V3 with 10k R1505, R1515, R1525 so it can be probed.

3x ENABLE pulled to 3V3 with 10k R1506, R1516, R1526 and connected to the Hub FPGA 3V3 Select I/O Bank. LTC4315 has 1.4V Enable Threshold - Hi to Enable.



# Hub FPGA DCI, VREF, MGT Calibration Resistors

Select I/O  
Banks  
DCI Calibration  
Resistors  
VRP Pins




Installed in Banks:  
65, 66, 67, 68, 71

Banks: 70, 72 are  
only used for static output  
signals in the Hub design.

Banks: 84, 94  
do not support DCI.


Select I/O  
Banks  
VREF Pull-Down  
Resistors  
VREF Pins



Installed in Banks:  
65, 66, 67, 68, 71, 84, 94

Banks: 70, 72 are  
only used for static output  
signals in the Hub design.


MGT  
Transceivers  
MGT Termination  
Calibration Resistors  
MGTAVTTRCAL and  
MGTRREF Pins




Installed in Quads:  
125, 130, 226, 231

These service all 80 MGT Transceivers


# Hub Module - 25 MHz Ethernet Clock



# Hub 40.08 MHz LHC Clock Generation








# Hub 40.08 MHz LHC Clock Distribution





# ROD Present - ROD's SMBAlert - 4 ROD Power Control Signals





# Ethernet Magnetics


Switch or Phys

RJ-45 or Backplane

Front Panel RJ-45


AMP 1888653-4

Pin Assignments




Circuit	Pin
0+, DA+	1
0-, DA-	2
1+, DB+	3
1-, DB-	6
2+, DC+	4
2-, DC-	5
3+, DD+	7
3-, DD-	8

The Condo RJ-45 geometry has pin numbers that are correct for both sections (i.e. tabs up and down).




ATCA Backplane  
Hub Slot Base Interface  
Pin Assignments

Circuit	Pin
0+, DA+	A
0-, DA-	B
1+, DB+	C
1-, DB-	D
2+, DC+	E
2-, DC-	F
3+, DD+	G
3-, DD-	H




For a given Ethernet 4 pair connection routing may swap sections within one set of magnetics.




In a given section of magnetics routing may swap the Dir and Cmp pins just as long as this swap is made at both the input and output of that section.

Magnetics  
Pulse HX5201NL






# Hub Module Front Panel Connectors and Cables



# Hub-Module Overall Block Diagram



# Hub - Front Panel Resources for ROD




U51  
74AVCH8T245  
DIR HI A->B  
A=1V8 B=3V3

U52  
74LVCO7A  
Vcc=BULK\_3V3  
Open Drain


R245:R247 240 Ohm  
R248,R249 330 Ohm  
R257,R258 240 Ohm

# HUB Power System Block Diagram Drawing #51



# FEX MGT Data FanOut

One channel of the seventy four channel FEX MGT Data Fanout is shown. The pin numbers and reference designators in this drawing are for MGT Fanout Channel \*1. This MGT Fanout channel services FEX \*3 Data Lane \*0. See also Drawing \*5.



To the Fanout Chips  
for the Other Lanes  
from this FEX Data Source

Expected Vcc current per chip:  
170 mA typ. 210 mA max.


Expected total MGT Fanout current:  
12.6 Amps typ. 15.5 Amps max.

With the FAN\_1V8 supply set for 1.800 Volts,  
Expected total MGT Fanout power:  
22.6 Watts typ. 28.0 Watts max.


There is an independent Equalizer Group  
Control signal for each FEX Data Source.

# Front Panel Access Signals and Spare Gates

## Hub Module Access Output Signals



## Hub Module Spare Clock Oscillator



## Hub Module Spare Gates

U554 Translator pin 19 In pin 5 out  
 U554 Translator pin 20 In pin 4 out  
 U554 Translator pin 21 In pin 3 out

# TI - 40400 Standard Control Loop Setup

## TI Example Design

$V_{in} = 12$  Volts  
 $V_{out} = 1.2$  Volts  
 Max Output = 20 Amps

Inductor = 0.75  $\mu$ H


$R1 = 10k$  Ohm  
 $R2 = 10k$  Ohm  
 $C1 = 820$  pF  
 $R3 = 2.74k$  Ohm  
 $C3 = 680$  pF  
 $C2 = 2.2$  nF  
 $R4 = 4.99k$  Ohm

$$V_{out} = V_{ref} \times \frac{R1 + R2}{R2}$$

$$R2 = R1 \times \frac{V_{ref}}{V_{out} - V_{ref}}$$


TI Datasheet Pin Names & Reference Designators

□ TPS40400 Chip Pin






# Lineage Power Assumed Standard 20 Amp Setup




Most of the Reference Designators match the TMS40400 datasheet page 15 figure 17.

# Lineage Power 20 Amp Setup with External LC Filter



Most of the Reference Designators match the TMS40400 datasheet page 15 figure 17.


# ROD plus Hub Overall Sensor I2C Bus



# Hub Readout Data Connections

Hub+ROD ATCA Slot #1


Hub+ROD ATCA Slot #2




The lines in this drawing show the flow of Hub Readout Data both within a Hub card and between the two Hub cards.

"Q" ---> MGT Quad Number  
Rx/Tx ---> Channel In Quad

# ATCA Standard IPMC Power Control & Handle Switch




Handle Switch Contacts  
 1 - 3 Are Open &  
 1 - 2 Are Closed  
 Only When the Card is  
 Fully Inserted and the  
 Handle is Latched.



For Normal Standard ATCA Operation:  
 Switch Terminal\*2 and the Yellow Wire Are Not Used  
 Jumper JMP5 Is Installed  
 Jumper JMP6 Is Not Installed

# IPMC Power Control Bypass



This Drawing Shows the IPMC Power Control Bypassed and the Handle Switch Used to Both Send the Card Extraction Signal to the IPMC and to Control the ON/OFF State of the Isolated 48V to 12V Converter:

Switch Terminal\*2 and the Yellow Wire Are Used as Shown.

Both Jumpers JUMP5 and JUMP6 Must Be Removed.

The Yellow Wire Was Connected to the Common Pin of Both JUMP5 and JUMP6 for Added Mechanical Support.

## Simpler Bypass of the IPMC Power Control:

Remove Either the IPMC or JUMP5 or Both of them.

With Light-Weight Twisted-Pair Wires Connect a Miniature Toggle Switch Across Jumper JUMP6.

Handle Switch Terminal\*2 & Yellow Wire Are NOT Used.

Handle Switch Only Needs to Be Wired If You Need to Send the Extraction Signal to the IPMC.