


# Hub 40.08 MHz LHC Clock Generation



**Note:**

\* The Vertex UltraScale Select I/O pins that receive the AC coupled LVDS Clock signals must use their Internal DC Bias source. See Select I/O pg 127, DQS\_BIAS, EQ\_LEVEL\_0.

Spare Crystal Oscillator  
Location on the Hub PCB