



# Joint L1Calo Meeting


## Module Status & Firmware Plans: FEX ATCA Hub

Dan Edmunds, Yuri Ermoline  
Brian Ferguson, Wade Fisher,  
Philippe Laurens, Pawel Plucinski

07 June 2016



# FEX ATCA Hub








# ATCA Hub Current Drawing

## ROD Mezzanine



Optical I/O

Unmanaged  
GbE Switch

FEX  
Data  
1:2  
Fanout




# Current Status

## Progress report

- Hub design is complete (one caveat, see below)
- Routing is nearly complete, waiting for the above caveat to be resolved
- Fabrication/assembly bid process is beginning
  - Two fully-qualified houses identified (including CMX manufacturer)

## Resolved/Existing Issues:

- Questions on dual-SLR FPGA architecture arose early 2016.
  - Delay injected to study Aurora bonding requirements, clocking, etc.
  - Partially resolved to the extent it's been documented by Xilinx. Some final cross checks to complete.
- eFEX experiences with XPE power predictions studied in the Hub context
  - Ongoing studies to understand if MGT DC/DC supply capacities are sufficient in current design. (\* more on next page)
- Functionality of IPMC remains unclear
  - No delay planned here, but we need to understand more about this





# FPGA Power Consumption

eFEX experience with XPE gave us pause

- We're also finding mixed signals between XPE, Vivado and SYSMON
  - Using VCU108 (XCVU095 chip), observe factors of 2x/0.5x in differences
  - Attempt to replicate Hub MGT usage to good approximation and extrapolate.
    - Studying RX-only, TX-only, RX+TX @ appropriate mixture of line rates
- In particular, we're concerned about MGT supply rails (MGTAUCC, MGTAVTT)
  - Planned DC/DC supplies @ 20A may be marginal.
  - Hoped to avoid 40A supplies to save precious high-frequency trace real estate
  - We are in a short holding pattern until this is sorted out.

Implemented Design - impl\_1 | xcvu095-ffva2104-2-e-es2 (active)

Power - power\_1

Settings

Summary (19.71 W)

Power Supply

Utilization Details

- Hierarchical (18.228 W)
- Clocks (0.912 W)
- Signals (1.459 W)
  - Data (1.36 W)
  - Clock Enable (0.048 W)
  - Set/Reset (0.051 W)
- Logic (0.661 W)
- BRAM (0.208 W)
- DSP (0.008 W)
- Clock Manager (0.114 W)
- I/O (0.01 W)
- GTH (6.917 W)**
- GTY (7.936 W)
- SYSMON (0.003 W)

Utilization Details - GTH									
Utilization	Name	Operational Mode	EyeScan	PL...	Power...	RX Clock...	RX Data Rate (Gb/s)	RX ...	RX D...
6.917 W (35% ...)	example_all_mgt_ibert								
0.268 W (1% of total)	u_gthe3_channel (GTHE3_CHANNEL)	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel (GTHE3_CHANNEL)	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.268 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q
0.239 W (1% of total)	u_gthe3_channel	TRANSCEIVER	Off	Yes	DFE	QPLL1	10.000	40 Raw	Q

Press Any Key to Return to SYSMON Menu

Temperature = 45.22 C Min = 28.47 C Max = 45.44 C

	Power	Voltage	Current	MIN Current	MAX Current
UCCINT:	3.91 W	0.95 U	4.12 A	4.11 A	4.18 A
UCC1U8:	0.71 W	1.80 U	0.39 A	0.35 A	0.41 A
UADJ_1U8:	0.01 W	1.80 U	0.00 A	0.00 A	0.02 A
UCC1U2:	0.22 W	1.20 U	0.18 A	0.12 A	0.18 A
MGTAUCC:	11.41 W	1.00 U	11.41 A	11.39 A	11.41 A
MGTAUTT:	12.49 W	1.20 U	10.41 A	10.41 A	10.43 A



# IPMC Hardware Interface

Not so much a design change as change in understanding


- We require that the IPMC provide geographical information
  - Primary missing piece: shelf number address (or even just assigned pins)
- Additionally, desire to have capability to suspend IPMC I2C bus cycles.
  - This allows the main FPGA I2C master to initiate bus cycles

This IPMC functionality remains in question (?)

- This functionality would otherwise have to be established in ad hoc fashion

Incomplete summary of potential needs:

- N (=8?) pins for shelf address (we have guesses laid out for now)
- 1 pin for confirmation that the shelf address is valid
- Scheme to generate Hub & ROD IP/Hardware addresses from shelf/slot numbers
- Means to communicate to the IPMC that the module will initiate and master Sensor\_I2C bus cycles





# Firmware Modules



ATLAS

**EDMS Number:**

EDMS Id:

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12

## **ATLAS Level-1 Calorimeter Trigger FEX Hub Firmware**

---

### **Working document**

Document Version: Draft 0.0  
Document Date: 06 April 2015  
Prepared by: D. Edmunds, Y. Ermoline, W. Fisher, P. Laurens,  
Michigan State University, East Lansing, MI, USA

---

#### **Document Change Record**

Version	Issue	Date	Comment
---------	-------	------	---------





# Firmware Modules

Note: this is a description of what's planned, not a prioritized list

- Short- / medium- / long-term milestones are identified and evolving.
- Matching prioritizations with Hub module status/needs with preliminary versions of FW is happening in parallel.



ATLAS

**EDMS Number:**

EDMS Id:

## ATLAS Level-1 Calorimeter Trigger

## FEX Hub Firmware

---

**Working document**



# Firmware Modules: FEX/ROD Data

Several, inter-related FEX/ROD data signals to be handled

- FEX data to Hub, ROD data to Hub, Hub-1 data to Hub-2 (& vice versa)
- Lower priority in early efforts\*\*, expect to have significant overlap with ROD firmware
  - \*\* Current focus on this area to understand Aurora channel bonding requirements, clocking limitations, etc. Though not required for early prototype tests, still being pushed. Also required to validate Hub PCB design.

20	<b>2.</b>	<b>INTERFACE TO FEX/ROD DATA</b>	<b>8</b>
21	2.1.	FEX/ROD DATA DISTRIBUTION	8
22	2.1.1.	<i>eFEX Data format ( [2] chapter 4.2, 5.1 and 5.3)</i>	8
23	2.1.2.	<i>jFEX Data format</i>	10
24	2.1.3.	<i>gFEX Data format</i>	10
25	2.1.4.	<i>Data format to/from other Hub</i>	11
26	2.1.5.	<i>Data format to ROD</i>	11
27	2.2.	FEX/ROD DATA PROCESSING	11
28	2.2.1.	<i>FEX/ROD Data interface</i>	13
29	2.2.2.	<i>FEX Data processing</i>	13
30	2.2.3.	<i>Data generation to other Hub</i>	13
31	2.2.4.	<i>Data generation to ROD</i>	13
32	2.2.5.	<i>ROD Geographic Address</i>	13
33	2.2.6.	<i>ROD control/monitoring FPGA interface</i>	14



# Firmware Modules: GBT/TTC

## Clock and Combined-Data distribution/processing

- Clock recovery and distribution to FEX/ROD modules
- Decode GBT “TTC” payload from FELIX and merge with ROD/Hub back-pressure, distribute to FEX modules
- Clock distribution in early system is essential.
  - Clock-source logic embedded (GBT vs crystal), so task is just distribution
  - Combined data protocol to be defined
  - Modifications of example designs produced/tested

34	<b>3.</b>	<b>GBT/TTC INTERFACE</b>	<b>15</b>
35	3.1.	GBT/TTC DATA DISTRIBUTION	15
36	3.1.1.	<i>GBT link data format (FELIX to Hub)</i>	17
37	3.1.2.	<i>ROD readout-control data format (ROD to Hub FPGA)</i>	18
38	3.1.3.	<i>Hub FPGA output data format</i>	18
39	3.2.	GBT/TTC DATA PROCESSING	18
40	3.2.1.	<i>GBT/TTC Data FPGA interface</i>	18
41	3.2.2.	<i>GBT/TTC Data processing in FPGA</i>	19
42	3.2.3.	<i>ROD readout-control data processing</i>	19
43	3.2.4.	<i>SFP+ control/monitoring interface</i>	19
44	3.2.5.	<i>Clock interface</i>	20



# Firmware Modules: IPBus/GbE

## GbE network operation and Hub FPGA interface

- On-startup configuration/setup of GbE network is an early high priority
- Interfaces to Hub FPGA may be numerous, but include: nominal communications (as with any other module), network monitoring, configuration management.
- Early firmware work has focused on the GbE interface
  - Implementation, configuration, management
  - Not starting from scratch (examples exist) and maintaining contact with other L1Calo firmware engineers.

45	<b>4. IPBUS (ETHERNET - NIC)</b>	<b>21</b>
46	4.1. IPBUS DESCRIPTION	21
47	4.1.1. <i>IPbus protocol</i>	21
48	4.1.2. <i>Firmware and software suite</i>	22
49	4.2. IPBUS DATA PROCESSING	23
50	4.2.1. <i>IPbus interface</i>	23
51	4.2.2. <i>IPbus Data processing in FPGA</i>	23
52	4.2.3. <i>Switch control/monitoring interface</i>	24



# Firmware Modules: IPMC

## Interface and communication with IPMC

- Access to core IPMC functionality: geographical addressing, etc
- Still-undefined communication options (see previous slide)
  - Eg: “Line-clear” signal for asserting I2C bus master status?
- Beyond what’s known now, not well defined
  - Beyond core functions, not much is required for early commissioning
  - We will need to get more sophisticated in our overall understanding of the IPMC functions

53	<b>5. IPMC INTERFACE</b>	<b>25</b>
54	5.1. IPMI DESCRIPTION	25
55	5.2. IPMI DATA PROCESSING	26
56	5.2.1. <i>IPMI interface</i>	26
57	5.2.2. <i>IPMI Data processing</i>	26



# Firmware Modules: Other

Minipods, LEDs, front panel, etc

- Requirements for optical interfaces will evolve over time, but will optical communication will likely be useful in Hub commissioning
- Front panel/LED functions are a high priority
- To proceed as other core Hub functions are developed
  - These are well-defined and largely not novel or specific to the Hub module

58	<b>6.</b>	<b>OTHER INTERFACES</b>	<b>27</b>
59	6.1.	MINIPODS INTERFACE	27
60		6.1.1. <i>MiniPOD data interface</i>	27
61		6.1.2. <i>MiniPOD control/monitoring FPGA interface</i>	27
62	6.2.	MISCELLANEOUS	27
63		6.2.1. <i>Hub LEDs</i>	27
64		6.2.2. <i>Front panel access signals</i>	27
65		6.2.3. <i>Other control/monitoring</i>	27



# Some Outstanding Questions

## IPMC I2C monitoring

- We expect that the IPMC will gather monitoring information from targets on the various modules. How should this info be handled?
  - If there is a IPMC→Shelf Manager→DCS path, where will the data→engineering unit conversion occur? Stored in some database?
  - Or should the conversion somehow occur on the module itself?

## External I2C management

- There may be targets on the I2C bus that require some degree of management. For example, power supplies with a PMBus interface
  - If there is an allowed path of IPBus→FPGA→I2CBus→Target, do we have a means to suspend the IPMC as I2CBus master?
  - Following the PMBus example, are we allowed to manage power supplies or are such configurations required to be “fixed”. Eg, trimming of DC voltage levels.

## Common IPBus/I2C firmware

- If we envision IPBus→FPGA→I2CBus communication, we should have common conversion firmware. Is this on the list of L1Calo common FW?



# Summary: Ignore this for now

- ❖ The ATCA FEX Hub project is coming along well, but delayed relative to the original schedule
  - Several issues are being resolved, a few remain
    - Move to Ultrascale introduced a delay, but not critical
    - Questions about FPGA power estimates being addressed
    - Backplane link speed remains to be demonstrated
  
- ❖ Firmware tasks are defined and underway
  - Early efforts in areas that support hardware design
    - Prioritizations to evolve as we move towards commissioning
    - Will continue to work towards common FW solutions in areas of overlap with L1Calo groups