



Joint L1Calo Meeting

Module Status & Firmware Plans: FEX ATCA Hub

Dan Edmunds, Yuri Ermoline Brian Ferguson, Wade Fisher, Philippe Laurens, Pawel Plucinski

07 June 2016



FEX ATCA Hub





ATCA Hub Current Drawing



FEX Hub Module, 07 June 2016



ATCA Hub Current Drawing





Current Status

Progress report

- Hub design is complete (one caveat, see below)
- Routing is nearly complete, waiting for the above caveat to be resolved
- Fabrication/assembly bid process is beginning
 - Two fully-qualified houses identified (including CMX manufacturer)

Resolved/Existing Issues:

- Questions on dual-SLR FPGA architecture arose early 2016.
 - Delay injected to study Aurora bonding requirements, clocking, etc.
 - Partially resolved to the extent it's been documented by Xilinx. Some final cross checks to complete.
- eFEX experiences with XPE power predictions studied in the Hub context
 - Ongoing studies to understand if MGT DC/DC supply capacities are sufficient in current design. (* more on next page)
- Functionality of IPMC remains unclear
 - No delay planned here, but we need to understand more about this





FPGA Power Consumption

eFEX experience with XPE gave us pause

- We're also finding mixed signals between XPE, Vivado and SYSMON
 - Using VCU108 (XCVU095 chip), observe factors of 2x/0.5x in differences
 - Attempt to replicate Hub MGT usage to good approximation and extrapolate.
 - Studying RX-only, TX-only, RX+TX @ appropriate mixture of line rates
- In particular, we're concerned about MGT supply rails (MGTAVCC, MGTAVTT)
 - Planned DC/DC supplies @ 20A may be marginal.
 - Hoped to avoid 40A supplies to save precious high-frequency trace real estate
 - We are in a short holding pattern until this is sorted out.

Implemented Design - impl_1 xcvu095-ffva2104-2-e-es2 (active)											
Power - power_1											
🔍 🔀 🖨 🗭 🍝		ilization Details - GTH									
Settings Summary (19.71 W) Power Supply ⊡-Utilization Details ⊡-Hierarchical (18.228 W) ⊡-Clocks (0.912 W) ⊡-Signals (1.459 W)		Utilization 	Name Name example_all_mgt_ibert u_gthe3_channel (GTHE3_CHANNEL) u_gthe3_channel (GTHE3_CHANNEL) u_gthe3_channel u_gthe3_channel u_gthe3_channel u_gthe3_channel	Operational Mode TRANSCEIVER Key to Ret	EyeScan PL Off Yes turn to SY	Power DFE SMON	RX Clock QPLL1 Menu	RX Data Rate (Gb/s) 10.00 10.00	RX	RX D Raw	
Data (1.36 W) Clock Enable (0.048 W) Eogic (0.661 W) BRAM (0.208 W) DSP (0.008 W) Clock Manager (0.114 W) I/O (0.01 W) I/O (0.01 W) 			u_gthe3_channel u_gthe3_channel u_gthe3_channel u_gthe3_channel u_gthe3_channel UCCINT: U_gthe3_channel UCCIU8: u_gthe3_channel UCC1U2: u_gthe3_channel UCC1U2: u_gthe3_channel UCC1U2: u_gthe3_channel u_gthe3_channel	Power 3.91 W 0.71 W 0.01 W 0.22 W 11.41 W 12.49 W	Voltage 0.95 V 1.80 V 1.80 V 1.20 V 1.00 V 1.20 V 1.20 V	Curr 4.1 0.3 0.0 0.1 11.4 10.4	ent 2 A 9 A 10 A 8 A 11 A 11 A	MIN Current 4.11 A 0.35 A 0.00 A 0.12 A 11.39 A 10.41 A	MAX Curre 4.18 0.41 0.02 0.18 1.41	- tAAAAAA	



IPMC Hardware Interface

Not so much a design change as change in understanding

- We require that the IPMC provide geographical information
 - Primary missing piece: shelf number address (or even just assigned pins)
- Additionally, desire to have capability to suspend IPMC I2C bus cycles.
 - This allows the main FPGA I2C master to initiate bus cycles

This IPMC functionality remains in question (?)

This functionality would otherwise have to be
 established in ad hoc fashion

Incomplete summary of potential needs:

- N (=8?) pins for shelf address (we have guesses laid out for now)
- 1 pin for confirmation that the shelf address is valid
- Scheme to generate Hub & ROD IP/Hardware addresses from shelf/slot numbers
- Means to communicate to the IPMC that the module will initiate and master Sensor_I2C bus cycles





Firmware Modules



3

4

EDMS Number:

EDMS Id:

1 ATLAS Level-1 Calorimeter Trigger

2 FEX Hub Firmware

Working document

5		
6	Document Version:	Draft 0.0
7	Document Date:	06 April 2015
8	Prepared by:	D. Edmunds, Y. Ermoline, W. Fisher, P. Laurens,
9		Michigan State University, East Lansing, MI, USA
10		
11		
12	Document Change Record	

	0			0
Version	Issue	Date	Comment	ŏ



Firmware Modules

Note: this is a description of what's planned, not a prioritized list

- Short- / medium- / long-term milestones are identified and evolving.
- Matching prioritizations with Hub module status/needs with preliminary versions of FW is happening in parallel.



1

2

3

4

5

6

EDMS Number:

EDMS Id:

- **ATLAS Level-1 Calorimeter Trigger**
- FEX Hub Firmware
- Working document
- Document Version: Draft 0.0



Firmware Modules: FEX/ROD Data

Several, inter-related FEX/ROD data signals to be handled

- FEX data to Hub, ROD data to Hub, Hub-1 data to Hub-2 (& vice versa)
- Lower priority in early efforts**, expect to have significant overlap with ROD firmware
 - ** Current focus on this area to understand Aurora channel bonding requirements, clocking limitations, etc. Though not required for early prototype tests, still being pushed. Also required to validate Hub PCB design.

20	2.	INTERF	ACE TO FEX/ROD DATA	8
21	2.1.	FEX/R	OD DATA DISTRIBUTION	8
22		2.1.1.	eFEX Data format ([2] chapter 4.2, 5.1 and 5.3)	8
23		2.1.2.	jFEX Data format	10
24		2.1.3.	gFEX Data format	10
25		2.1.4.	Data format to/from other Hub	11
26		2.1.5.	Data format to ROD	11
27	2.2.	FEX/R	OD DATA PROCESSING	11
28		2.2.1.	FEX/ROD Data interface	13
29		2.2.2.	FEX Data processing	13
30		2.2.3.	Data generation to other Hub	13
31		2.2.4.	Data generation to ROD	13
32		2.2.5.	ROD Geographic Address	13
33		2.2.6.	ROD control/monitoring FPGA interface	14



Firmware Modules: GBT/TTC

Clock and Combined-Data distribution/processing

- Clock recovery and distribution to FEX/ROD modules
- Decode GBT "TTC" payload from FELIX and merge with ROD/Hub back-pressure, distribute to FEX modules
- Clock distribution in early system is essential.
 - Clock-source logic embedded (GBT vs crystal), so task is just distribution
 - Combined data protocol to be defined
 - Modifications of example designs produced/tested

34	3.	GBT/TTC INTERFACE	15
35	3.1.	GBT/TTC DATA DISTRIBUTION	15
36		3.1.1. GBT link data format (FELIX to Hub)	17
37		3.1.2. ROD readout-control data format (ROD to Hub FPGA)	18
38		3.1.3. Hub FPGA output data format	18
39	3.2.	GBT/TTC DATA PROCESSING	18
40		3.2.1. GBT/TTC Data FPGA interface	18
41		3.2.2. GBT/TTC Data processing in FPGA	19
42		3.2.3. ROD readout-control data processing	19
43		3.2.4. SFP+ control/monitoring interface	19
44		3.2.5. Clock interface	20



Firmware Modules: IPBus/GbE

GbE network operation and Hub FPGA interface

- On-startup configuration/setup of GbE network is an early high priority
- Interfaces to Hub FPGA may be numerous, but include: nominal communications (as with any other module), network monitoring, configuration management.
- Early firmware work has focused on the GbE interface
 - Implementation, configuration, management
 - Not starting from scratch (examples exist) and maintaining contact with other L1Calo firmware engineers.

45	4.	IPBUS (E	ETHERNET - NIC)	21
46	4.1.	IPBUS D	DESCRIPTION	21
47		4.1.1.	IPbus protocol	21
48		4.1.2.	Firmware and software suite	22
49	4.2.	IPBUS D	DATA PROCESSING	23
50		4.2.1.	IPbus interface	23
51		4.2.2.	IPbus Data processing in FPGA	23
52		4.2.3.	Switch control/monitoring interface	24



Firmware Modules: IPMC

Interface and communication with IPMC

- Access to core IPMC functionality: geographical addressing, etc
- Still-undefined communication options (see previous slide)
 - Eg: "Line-clear" signal for asserting I2C bus master status?
- Beyond what's known now, not well defined
 - Beyond core functions, not much is required for early commissioning
 - We will need to get more sophisticated in our overall understanding of the IPMC functions

53	5.	IPMC INTERFACE	25
54	5.1.	IPMI DESCRIPTION	25
55	5.2.	IPMI DATA PROCESSING	26
56		5.2.1. IPMI interface	26
57		5.2.2. IPMI Data processing	26



Firmware Modules: Other

Minipods, LEDs, front panel, etc

- Requirements for optical interfaces will evolve over time, but will optical communication will likely be useful in Hub commissioning
- Front panel/LED functions are a high priority
- To proceed as other core Hub functions are developed
 - These are well-defined and largely not novel or specific to the Hub module

58	6.	OTHER	INTERFACES	27
59	6.1.	MINIPO	ODS INTERFACE	27
60		6.1.1.	MiniPOD data interface	27
61		6.1.2.	MiniPOD control/monitoring FPGA interface	27
62	6.2.	MISCE	LLANEOUS	27
63		6.2.1.	Hub LEDs	27
64		6.2.2.	Front panel access signals	27
65		6.2.3.	Other control/monitoring	27



Some Outstanding Questions

IPMC I2C monitoring

- We expect that the IPMC will gather monitoring information from targets on the various modules. How should this info be handled?
 - If there is a IPMC→Shelf Manager→DCS path, where will the data→engineering unit conversion occur? Stored in some database?
 - Or should the conversion somehow occur on the module itself?

External I2C management

- There may be targets on the I2C bus that require some degree of management. For example, power supplies with a PMBus interface
 - If there is an allowed path of IPBus→FPGA→I2CBus→Target, do we have a means to suspend the IPMC as I2CBus master?
 - Following the PMBus example, are we allowed to manage power supplies or are such configurations required to be "fixed". Eg, trimming of DC voltage levels.

Common IPBus/I2C firmware

• If we envision IPBus→FPGA→I2CBus communication, we should have common conversion firmware. Is this on the list of L1Calo common FW?



Summary: Ignore this for now

The ATCA FEX Hub project is coming along well, but delayed relative to the original schedule

- Several issues are being resolved, a few remain
 - Move to Ultrascale introduced a delay, but not critical
 - Questions about FPGA power estimates being addressed
 - o Backplane link speed remains to be demonstrated

Firmware tasks are defined and underway

- Early efforts in areas that support hardware design
 - Prioritizations to evolve as we move towards commissioning
 - Will continue to work towards common FW solutions in areas of overlap with L1Calo groups