



LAPP IPMC Test Board manual

Manual for LAPP Intelligent Platform Management Controller Mezzanine Test

Version V1.2

For IPMC test board V1.1

Atlas LAPP

04/11/2013

Table of content

I. Overview	3
LAPP IPMC Mezzanine	3
IPMC Test Board: General Description	3
II. Board component description	5
Power supplies	5
AMC and MMC supplies	7
Power controllers	7
LEDs	8
I2C busses	8
IPMB_A and IPMB_B I2C	8
IPMB_L	8
I2C_Mgt	9
I2C_Sensor	10
I2C busses monitoring	10
Clocks architecture	11
ATCA Synchronization Clock	12
AMC Telecom and Fabric clocks	12
Reset	12
AMC Fabric Interfaces	12
AMC1 and AMC2	12
AMC3	13
Back panel Interfaces	14
Ethernet	14
USB	15
UART	15
FPGA	15
Architecture	15
Configuration	16
DDR2	17
MMC slot	17
JTAG	18
IPMC Mezzanine Debugging	18
FPGA and AMC JTAG	18
III. Debugging with LAPP IPMC Test Board	20
Signal Tap logic analyzer	20
GUI signal probe	20
Advanced GUI debugger	21
IV. Errata	23
I2C busses	23
V. Annexes	24
A. Schematic	24

License



This work is licensed under the Creative Commons Attribution - Share in the same conditions 3.0 License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/3.0/>.

Simplified licence : <http://creativecommons.org/licenses/by-sa/3.0/>

Full licence : <http://creativecommons.org/licenses/by-sa/3.0/legalcode>

I. Overview

This document describes the LAPP_IPMC Test Board and how to use it. The LAPP IPMC Test Board has been developed to test and debug the LAPP IPMC Mezzanine. This board has also functionalities to help debugging of AMC cards.

LAPP IPMC Mezzanine

The LAPP IPMC Mezzanine has been developed at LAPP laboratory in order to provide the IPMC function for ATCA board as described in the ATCA specification. For more information, see the IPMC Mezzanine documentation.

The mezzanine has the following features:

- Redundant IPMB-0 interface with buffer for hot-swap capabilities
- Hot Swap management with ATCA blue led and front panel switch
- FRU LED management
- Payload power management (enable and monitoring through I2C bus)
- Hardware address detection
- ATCA board sensor management (through I2C bus)
- Management for up to 8 AMCs plus one Intelligent RTM through an IPMB-L bus
- FRU Information and Sensor Data Record access through I2C bus
- On board Event Log
- Compliant with PICMG 3.0 R3.0 for the AdvancedTCA base specification and IPMI v1.5 and the relevant subset of IPMI v2.0
- Configurable signals for custom payload interface. (E-Keying...)



Figure 1: LAPP IPMC Mezzanine

The LAPP IPMC Test board provides a tool for debugging this mezzanine.

IPMC Test Board: General Description

The LAPP IPMC Test Board is an ATCA board and follows requirements to be inserted in an ATCA shelf. It has an IPMC slot in order to comply with the ATCA hardware platform management and IPMI specifications.




Figure 2: IPMC Test Board architecture

The board has the following features:

- One LAPP IPMC Mezzanine V2
- 4 AMC slots with AMC power supply management
- 1 MMC slot with power supply management
- An EEPROM for FRU & SDR information
- Voltage, current, temperature sensors
- An FPGA to spy IPMC signals or to implement other users functionalities
- Connectivity: Ethernet connection with IPMC Mezzanine through RTM or backplane, UART, USB, I2C
- High speed connections between two AMCs with e-keying
- High speed connection between one AMC and ATCA backplane e-keying
- ADCs to spy I2C busses
- JTAG connectivity

II. Board component description




Figure 3: Overview of the LAPP IPMC Test Board

Power supplies

The following bloc diagram explains the board power supplies distribution:




Figure 4: Architecture of the board power supplies distribution

The board power is coming from ATCA connector P10. This connector provides two -48V supplies rails (-48V_A and -48V_B) for redundancy, Enables signals and Early supplies (see ATCA specification). Only one supply rail is represented on the diagram. All these supplies are fused.

The Power Interface Module *IQ65033QMA* from *SynQor* integrates all features required by the ATCA specification:

- Management power over-voltage protection
- Management power over-current protection
- Main output over-current protection
- Thermal shutdown protects the unit from abnormal environmental conditions
- Input fuse/feed loss alarm
- Input ORing for A & B power feeds
- Hot swap control with voltage transient
- Hold-up capacitor with automatic discharge
- Isolated management power of 3.3 V at 3.6 A and 5.0 V at 150 mA

This module has also an I2C bus for monitoring (status, voltage, current, temperature...) and an alarm signal connected to the IPMC Mezzanine. The +3.3V provided by this module is used to supply the IPMC mezzanine and AMCs Management Power.

The -48V supply is converted into +12V supply by an isolated DC/DC converter *PQ60120QEA17* from *SynQor*. This converter has an *Enable* pin driven by the IPMC Mezzanine. This pin can also be driven by a jumper. **BEWARE: DO NOT LEAVE THE JUMPER CLOSED WHEN THE POWER IS SWITCHED ON.** The power must be switched on with the jumper removed, and closed one second or more after the power is applied. If the jumper is closed at power up, the inrush current is

too high and the power interface module switches off its output. The jumper is located on the bottom right part of the board. Near this jumper is located a white Led which is on when the +12V rail is on.




Figure 5: Details of the +12V Enable jumper and power led

Two *LTC3633* DC/DC converters from *Linear Technology* provide +3.3V, +1.2V, +1.8V and +5V from the +12V supply. Each converter has an open collector *PGOOD* pin. These four signals are connected together to the *P_GOOD* signals. *P_GOOD* must rise to +3.3V when all supplies have reached their power rails. *P_GOOD* can be monitored by the IPMC Mezzanine. These supplies power all the board devices (FPGA etc..)

A *TPS51200* from *Texas Instrument* provides voltage references for the DDR2 memory.

Two devices monitor these supplies:

- A *LTC4151* from *Linear Technology* for +12V current and voltage monitoring.
- A *LTC2499* from *Linear Technology* for +3.3V, +1.2V, +5V, +1.8V current and voltage monitoring.

ATCA Test Board signal	IPMC Mezzanine IO
P_GOOD	IPM_IO_2
SYNCOR_ALARM	ALARM_A

Table 1: Power supplies monitoring signals on IPMC Mezzanine

AMC and MMC supplies

Power controllers

The ATCA test board has four AMC slots. Each slot has a power controller in order to comply with the AMC specification:

- +3.3V MP (Management Power) switch and current limitation
- +12V PWR switch and current limit and fast trip
- Power good and fault indication

The IPMC mezzanine must manage AMCs power. Seven signals per AMC are connected between the Power Controller device and the IPMC:

Signal	Dir.*	Comment
AMC_EN12_n	MtoA	Enable +12V AMC power supply
AMC_EN3_n	MtoA	Enable +3.3V AMC Management Power
AMC_OREN_n	MtoA	Power Oring. Not used except for AMC4 and the LTC4222 (ON signal)
AMC_PG12_n	AtoM	+12V power good
AMC_PG3_n	AtoM	+3.3V power good
AMC_FLT12_n	AtoM	+12V Fault indicator
AMC_FLT3_n	AtoM	+3V Fault indicator

Table 2: AMC power controller signals. - *MtoA: signal is going from Mezzanine to AMC

Each AMC and MMC slot has a different power controller. This allows the IPMC Mezzanine to comply with all main power controllers available on the market.

Slot	Power Controller	Comment
AMC1	TPS2358A	This device deals with two slots (AMC1 and AMC2)
AMC2	TPS2358B	
AMC3	TPS2459	I2C interface for control and monitoring. The I2C interface is mandatory to power on the AMC. BEWARE: control signals have inverted polarity.
AMC4	LTC4222	I2C interface for control and monitoring (I2C interface not mandatory)
MMC	TPS2458	Same as TPS2358 but for one AMC.

Table 3: AMC power controller devices

LEDs

There are two leds per AMC/MMC slot to indicate the presence of AMC/MMC supplies:

- A amber led for AMC/MMC +3.3V Management Power
- A green led for AMC/MMC +12V PWR

I2C busses

Five I2C busses are connected between the IPMC mezzanine and the ATCA Test Board:

- I2C_IPMB_A
- I2C_IPMB_B
- I2C_IPMB_L
- I2C_MGT
- I2C_SENSOR

All needed pull-up resistors are located on the IPMC Mezzanine.

IPMB_A and IPMB_B I2C

These two I2C busses are connected to the ATCA shelf manager through the P10 ATCA connector. These two buses are similar and are used for bus redundancy. The ATCA specification makes it compulsory to use bus buffers to be able to disconnect the bus. These mandatory buffers are located on the IPMC Mezzanine.

IPMB_L

This I2C bus is the “Local” bus used for AMC management. This bus connects each AMC to the IPMC. To comply with the AMC specification, a *LTC4307* device is used as bus buffer for each

mezzanine. An $AMC_x_IPMB_L_ENA$ signal going from the mezzanine to the buffer allows the IPMC to connect or disconnect the IPMB_L bus to the AMCx. Figure 6 shows the IPMB_L architecture:




Figure 6: IPMB_L I2C bus architecture

The following table gives the I2C bus address to access AMC/MMC:

	Site number*	Geographical Address GA[2..0]	IPMB_L Address
AMC 1	GGU	1	0x72
AMC 2	GUG	2	0x74
AMC 2	GUU	3	0x76
AMC 4	UGG	4	0x78
MMC	UGU	5	0x7A

Table 4: AMC / MMC IPMB_L address - * G=Ground, U=Unconnected

I2C_Mgt

This bus is the “Management” bus. It is used by the IPMC mezzanine to access the FRU & SDR EEPROM and to control power supplies devices. The following figure shows the bus architecture:




Figure 7: MGT_I2C bus architecture

Table 5 gives the I2C bus address to access I2C_MGT bus devices:

Device	Description	I2C_MGT address
M24256	EEPROM	0x50
IQ65033	Power Interface Module	0x2F
TPS2459	AMC3 Power Controller	0x08
LTC4222	AMC4 Power Controller	0x4C

Table 5: MGT_I2C bus devices

I2C_Sensor

This bus is controlled by the IMPC Mezzanine to read board sensors like temperature (mandatory), current, voltage etc... The following figure shows the bus architecture:




Figure 8: Sensor_I2C bus architecture

Table 6 gives the I2C bus address to access I2C_Sensor bus devices:

Device	Description	I2C_SENSOR address
LTC4151	-12V current and voltage monitoring	0x6A
LTC2499	+3.3V, +1.2V, +1.8V, +5V current and voltage monitoring	0x14
AD7414	Temperature monitoring	0x48

Table 6: Sensor_I2C bus devices

I2C busses monitoring

Four I2C busses can be monitored by sampling their lines (SDA and SCL) with an ADC running at 1MHz max. These busses are:

- IPMB_A
- IPMB_B
- IPMB_L
- I2C_MGT

Figure 9 shows the architecture of one bus line monitoring:




Figure 9: I2C line monitoring architecture

Each I2C line is buffered by an OPA (*LT6248* from *Linear Technology*) and sampled by an 8-bit ADC *AD7904* from *Analog Devices*. This ADC is a four channels ADC. There are two ADC on the IPMC Test Board: one for SCL lines and the other for SDA lines. ADCs are read by the FPGA through SPI busses.

Clocks architecture

The following figure shows the ATCA Test Board clock architecture:




Figure 10: IPMC Test Board clocks architecture

The on-board FPGA has four PLL used to generate several clocks. One of the clock source is the 100MHz oscillator that feeds PLL2 and PLL4. PLL2 feeds a *CDCM61001* from *Texas Instrument* used to generate a “clean” clock for PCI express applications.

PLL2 also provides a clock to PLL1 through a resistor divider because PLL2 output is a +3.3V level and PLL1 input is at +1.8V. Be careful with this clock frequency because this resistor divider acts as a low pass filter with the input pin capacitor.

ATCA Synchronization Clock

ATCA synchronization clocks are used to synchronize ATCA boards inside a shelf. The ATCA Test Board can use the CLK3A clock to distribute or receive a clock from the ATCA backplane. An M-LVDS transceiver *DS91C176* from *Texas Instrument* is used to select the clock side (Rx or Tx) and enable or disable the clock with the ATCA E-keying process. The two control signals are managed by the IPMC Mezzanine on the IPM_IO.

DS91C176 control signal	IPMC Mezzanine IO
ATCA_CLK3_RXEN_N	IPM_IO_11
ATCA_CLK3A_TXEN	IPM_IO_12

Table 7: CLK3A clock control signals on IPMC Mezzanine

AMC Telecom and Fabric clocks

The AMC specification provides two types of clocks, Telecom Clocks and a Fabric Reference Clock. The ATCA Test Board provides one clock to the AMC Telecom Clock A and one clock to the Fabric clock. PLL4 provides the TCLKA to the four AMCs through a fan-out M-LVDS buffer *DS91M124*. Each AMC TCLKA clock can be enabled or disabled by the IPMC Mezzanine by *AMCx_TCLKA_EN* signals.

In the same way, the board provides a fabric clock FCLK to each AMC. These clocks are also distributed through a M-LVDS buffer and can also be enabled or disabled individually by the IPMC Mezzanine. The activation / deactivation of these clocks should be part of the ATCA E-keying process.

TCLKA DS91M124 control signal	IPMC Mezzanine IO
AMC1_TCLKA_EN	IPM_IO_7
AMC2_TCLKA_EN	IPM_IO_8
AMC3_TCLKA_EN	IPM_IO_9
AMC4_TCLKA_EN	IPM_IO_10

Table 8: TCLKA clock control signals on IPMC Mezzanine

FCLKA DS91M124 control signal	IPMC Mezzanine IO
AMC1_FCLKA_EN	IPM_IO_13
AMC2_FCLKA_EN	IPM_IO_14
AMC3_FCLKA_EN	IPM_IO_15
AMC4_FCLKA_EN	IPM_IO_16

Table 9: FCLKA clock control signals on IPMC Mezzanine

Reset

An active low reset coming from the RTM push button is connected to one FPGA dedicated clock input. This reset signal is also connected to the IPMC Mezzanine reset input.

AMC Fabric Interfaces

AMC1 and AMC2

Fabric interfaces of AMC1 and AMC2 are connected together for high-speed transfers between these two mezzanines. The 20 Rx and 20 Tx high speed links of these mezzanines are fully connected.

BEWARE: THESE LINKS HAVE NOT BEEN TESTED YET.

Note: Rx is from ATCA Test Board point of view
It is a Tx port from AMC mezzanine




Figure 11: AMC1 and AMC2 inter-connections

AMC3

AMC3 slot Fabric interface is partially connected to the ATCA Fabric interface through J23 connector. Figure 12 shows AMC ports connected to the ATCA connector. DS25BR440 LVDS buffers from Texas Instrument are used to connect or disconnect these high speed signals from or to the ATCA backplane through the ATCA E-keying process. The IPMC Mezzanine deals with this process by turning on or off these buffers. Table 10 shows signals used for this mechanism. Buffers also provide LOS indication that can be read by the IPMC Mezzanine. **BEWARE: THESE LINKS HAVE NOT BEEN TESTED YET.**




Figure 12: AMC3 and IPMC Test Board backplane inter-connections

AMC Fabric DS25BR440 control signal	IPMC Mezzanine IO
PCIE_C_TO_B_PWDN_N	IPM_IO_3
GETH_C_TO_B_PWDN_N	IPM_IO_4
PCIE_C_TO_M_PWDN_N	IPM_IO_5
GETH_C_TO_M_PWDN_N	IPM_IO_6
PCIE_C_TO_B_LOS_N	USR_4
GETH_C_TO_B_LOS_N	USR_5
PCIE_C_TO_M_LOS_N	USR_6
GETH_C_TO_M_LOS_N	USR_7

Table 10: AMC3 – backplane connections control signals on IPMC Mezzanine
C_TO_M = Carrier to Mezzanine, C_TO_B = Carrier to Backplane.

Back panel Interfaces

Ethernet

The ATCA Test Board back panel provides Ethernet connections with the IPMC Mezzanine. The Ethernet link runs at 100Mbit/s max. There are two ways to establish the Ethernet link:

- The Ethernet connector at the top rear of the board
- The ATCA backplane Base Interface through J23 connector

A switch device *TS31110* from *Texas Instrument* allows a selection between these two links. This switch is controlled by the IPMC Mezzanine with the *BASE_INTF_CH_SELECT* signal (0=base interface, 1=Eth connector) or by an on-board jumper. The Mezzanine can also control the two Ethernet connector led. The following figure explains the Ethernet architecture:




Figure 13: Ethernet link architecture




Figure 14: Details of the Ethernet selector jumper J19

ATCA Test Board signal	IPMC Mezzanine IO
BASE_INTF_CH_SELECT	USR_3
ETH_LED1	USR_1
ETH_LED2	USR_2

Table 11: Ethernet control signals on IPMC Mezzanine

USB

The IPMC Test Board has two USB port:

- One is connected to the IPMC Mezzanine
- The other is connected to the FPGA through a *FT240X* device from *FTDI*. This device is a USB to 8-bit parallel FIFO interface that makes it easy to implement USB interfaces with the FPGA. Drivers can be found on the *FTDI* web site. One driver allows using the USB link as a serial COM port.

UART

The IPMC Test Board provides one UART connector connected to the IPMC Mezzanine UART port. The following schematic shows the connector pin out. This pin out is compatible with the USB/RS232 cable ref: *TTL-232R-3V3* from *FTDI*.




Figure 15: UART connector schematic

FPGA

Architecture

The ATCA Test Board has a FPGA connected to IPMC Mezzanine signals and other interfaces (see figure below). It can be used to probe or source signals and for many other applications.




Figure 16: IPMC Test Board FPGA JTAG architecture

Configuration

The FPGA is associated with a configuration memory (*Altera EPCS16*). The *Altera CycloneII* FPGA used on the board is based on a RAM technology. At power-up the RAM is not configured and the FPGA configures its RAM from the configuration memory.

There are two ways to configure the FPGA:

- By using the JTAG bus. The JTAG bus allows programming the FPGA RAM. In this case the FPGA will lose its firmware after a power-down. Or the JTAG Indirect Configuration method with the Serial Flash Loader can be used to write the configuration memory (see Altera application notes)
- By using the FPGA configuration connector. In QuartusII software, the mode “Active Serial Configuration” must be chosen. This mode directly programs the *EPCS16* configuration memory.

The easiest way to program the FPGA or/and the configuration memory is to use a USB-Blaster cable (or a Terasic-Blaster which is cheaper) and the Altera QuartusII software in JTAG mode or Active Serial mode. Below is a view of the QuartusII programming window.




Figure 17: View of the QuartusII JTAG programmer

Another way is to use the JTAG bus driven by the IPMC Mezzanine. The board has a jumper J22 to select the JTAG master: the IPMC Mezzanine or the JTAG connector (see JTAG section). In this mode the IPMC Mezzanine firmware must have the capability to drive the JTAG bus.

DDR2

The IPMC Test Board has a 1-Gbit DDR2 memory *MT47H128M8CF* from *Micron* connected to the FPGA. It can be used for any user application. **CAUTION: THIS DDR2 HAS NOT BEEN TESTED. Moreover there is a mistake in the schematic:** the DDR2_DQ(7) signal is not connected to the proper FPGA IO Bank. The FPGA cannot drive this pin when configured in DDR2 standard. One way to use the DDR2 is to use only the 4-bits DQ(0..3) and merge 4-bit data into 8-bit data in the FPGA.

MMC slot

The IPMC Test Board has a slot dedicated to the MMC mezzanine developed by the CPPM laboratory and CERN. This MMC is connected to the IPMC Mezzanine through AMC standard signals (MMC_EN3_N, MMC_EN12_N etc... see AMC section).

Moreover the MMC mezzanine has some “local” signals for AMC mezzanine local control (AMC power supplies control, FPGA firmware loading... See CPPM MMC specification for more information). These signals have been connected on the IPMC Test Board FPGA in order to emulate an AMC mezzanine.




Figure 18: MMC mezzanine slot “local” signals

The J20 jumper emulates the AMC mezzanine micro switch, an AD7414 temperature sensor is connected to the local I2C bus. Other sensors can be connected to this bus through the MMC I2C connector.

JTAG

IPMC Mezzanine Debugging

The first JTAG chain is dedicated to the IPMC Mezzanine. This chain is accessible by the “Mezzanine debug connector”. This connector is a standard ARM 20-pin debug connector. Several USB to JTAG cables are available on the market.

The *NGX ARM USB JTAG* from *NGX Technologies* is well suited for the IPMC Mezzanine Debugging.



Figure 19: NGX ARM USB JTAG in-circuit debugger and programmer

FPGA and AMC JTAG

The second JTAG chain is used for the FPGA and the AMC. This JTAG chain is driven by:

- The 10-pin JTAG connector
- The IPMC Mezzanine Master JTAG port

The selection of the JTAG chain driver is made by J22 jumper located closed to the 10-pin JTAG connector.

This chain goes to the FPGA and the four AMC. For each AMC a Jumper allows to choose whether the AMC is included in the JTAG chain or not. The following figure shows the architecture of this JTAG chain:




Figure 20: FPGA and AMC JTAG bus architecture

An Altera USB-Blaster or Terasic-Blaster cable can be used to drive the chain with the JTAG Connector.

III. Debugging with LAPP IPMC Test Board

The on-board FPGA is connected to most of the IPMC Mezzanine signals. Therefore the FPGA is an excellent tool to probe or drive IPMC Mezzanine signals. The user can build its own FPGA firmware according to its debugging needs or the default firmware can be used. This default firmware allows the use of the two following tools. Note that these tools works with the Altera QuartusII software with the USB-Blaster or Terasic-Blaster cable connected to the JTAG connector. **NOTE:** The FPGA must be powered on to use these tools. This means that the ENABLE_12V signal must be at a logic '1'.

Signal Tap logic analyzer

Altera QuartusII software provides a tool named “Signal Tap”. This tool is a logic analyzer for signals listed in the setup tab (see Figure 21). The user can select the trigger type (rising / falling edge, low / high level) and the trigger signal. The right window of Figure 20 shows the signals analyzer after a trigger condition occurs. In the default design, signals are sampled at 10MHz and stored in a 2k depth RAM.




Figure 21: Left: setup view of the signal tap tool. Right: data view.

The analyzed signals, the sampling frequency and the memory depth can be easily modified to comply with user needs. In this case the design must be recompiled and the FPGA firmware reloaded.

GUI signal probe

QuartusII software also provides the “In System Sources and Probes” tool. This tool allows reading or writing signals through the JTAG interface. Moreover, Altera provides TCL functions for accessing signal with a TCL script. The *ATCA_Test_Board_probe* project provides scripts written in TCL/TK

for visualizing the state of almost all IPMC Mezzanine signals. The following figure shows this graphical interface.




Figure 22: View of the probe tool

To use this tool:

- Connect the USB-Blaster (or Terasic-Blaster) to the JTAG connector
- Open the Tcl console in QuartusII: **View** → **Utility Windows** → **Tcl Console**
- Type the following command in the Tcl Console:
`exec quartus_stp -t tcl_script_path/lapp_ipmc_test_board_probe.tcl tcl_script_path/`
 Ex: `exec quartus_stp -t C:/Tcl/lapp_ipmc_test_board_probe.tcl C:/Tcl/`

Advanced GUI debugger

This graphical interface is also build with TCL/TK scripts interfaced with the QuartusII “In System Sources and Probes” tool. This interface allows probing IPMC signals, but also driving some of these signals. **BEWARE:** The FPGA drives some IPMC signals. Then if this interface is used with the IPMC Mezzanine plugged on the ATCA Test Board, some conflicts can happened and destroy FPGA or IPMC Mezzanine IOs. **It is not recommended to use this interface with the IPMC Mezzanine plugged.** This interface has the following features:

- ATCA Test Board I2C component access (Temperature, voltage, current monitoring, AMC power controller access etc...). **In order to drive I2C busses with the FPGA, add 0Ω**

resistor for R214 to R223. Be careful: when the +12V supply is not enable the FPGA is not supplied and I2C busses are pulled low.

- FRU & SDR EEPROM access (read and write)
- AMC and MMC signals reading and writing (Enable_3.3V, Enable_12V etc..)
- IPMC IO reading and writing

This interface has been first designed for testing the LAPP_IPMC_Test_Board.




Figure 23: View of the advanced debugger tool

To use this tool:

- Connect the USB-Blaster (or Terasic-Blaster) to the JTAG connector
- Load the FPGA firmware. The firmware is located in the “LAPP_IPMC_test_board_advanced.qar” file.
- Launch the TCL script with the following command in the QuartusII TCL Console:
`exec quartus_stp -t tcl_script_path/LAPP_IPMC_Test_Board_advanced.tcl tcl_script_path/`


IV. Errata

I2C busses

I2C busses are disconnected from FPGA (R214 to R223 removed). When the +12V supply is disabled the FPGA is not supplied. In this condition I2C busses are pulled low by FPGA IOs and can cause troubles on these busses.

V. Annexes

A. Schematic




POWER SUPPLIES



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:13 2014	
ETUDE: LAPP Atlas	PAGE: 1 / 16
DESSIN: NiCo LETENDRE	SHEET: 1 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	




POWER SUPPLIES 2



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:14 2014	
ETUDE: LAPP Atlas	PAGE: 2 / 16
DESSIN: NiCo LETENDRE	SHEET: 2 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	




LAPP IPMC MEZZANINE



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:15 2014	
ETUDE: LAPP Atlas	PAGE: 3 / 16
DESSIN: NiCo LETENDRE	SHEET: 3 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	



AMC 1




CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:15 2014	
ETUDE: LAPP Atlas	PAGE: 4 / 16
DESSIN: NiCo LETENDRE	SHEET: 4 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	

S=GND <-> A=B1
<-> AMC IN JTAG CHAIN



AMC 2




CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:16 2014	
ETUDE: LAPP Atlas	PAGE: 5 / 16
DESSIN: NiCo LETENDRE	SHEET: 5 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	


CURRENT LIMIT = 8.25A
FAST TRIP = 11.1A

I2C ADDR: 0001000



AMC 3


AMC.1 TYPE 4 AMC.2 TYPE 4/5
OR AMC.2 TYPE 6



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:17 2014	
ETUDE: LAPP Atlas	PAGE: 6 / 16
DESSIN: NiCo LETENDRE	SHEET: 6 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	






AMC 4





CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:18 2014	
ETUDE: LAPP Atlas	PAGE: 7 / 16
DESSIN: NiCo LETENDRE	SHEET: 7 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	





MMC


LAST MODIFIED: Mon Jul 21 10:04:21 2014

ETUDE: LAPP Atlas PAGE: 8 / 16

DESSIN: NiCo LETENDRE SHEET: 8 / 16

USE ONLY WITH LAPP AGREEMENT.
<http://lapp.in2p3.fr/>

ipmc_test_board



BACKPLANE CONNECTIONS




CREATIVE COMMON LICENSE


ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:19 2014
 ETUDE: LAPP Atlas PAGE: 9 / 16
 DESSIN: NiCo LETENDRE SHEET: 9 / 16
 USE ONLY WITH LAPP AGREEMENT.
<http://lapp.in2p3.fr/>

RS-232




USB



RTM

ETHERNET



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:19 2014	
ETUDE: LAPP Atlas	PAGE: 10 / 16
DESSIN: NiCo LETENDRE	SHEET: 10 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	

0 = BASE INTERFACE
1 = RTM CONNECTOR


I2C MONITORING





CREATIVE COMMON LICENSE

ipmc_test_board


DATE: 2014-04-20 10:04	
ETUDE: LAPP Atlas	PAGE: 11 / 16
DESSIN: NiCo LETENDRE	SHEET: 11 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	



IPMB_A_SCL	IN	0	R220	OUT	IPMB_A_SCL_FPGA
IPMB_A_SDA	IN		R221	OUT	IPMB_A_SDA_FPGA
IPMB_B_SCL	IN	0	R222	OUT	IPMB_B_SCL_FPGA
IPMB_B_SDA	IN		R223	OUT	IPMB_B_SDA_FPGA
IPMB_L_SCL	IN	0	R214	OUT	IPMB_L_SCL_FPGA
IPMB_L_SDA	IN		R215	OUT	IPMB_L_SDA_FPGA
MGT_I2C_SCL	IN	0	R216	OUT	MGT_I2C_SCL_FPGA
MGT_I2C_SDA	IN		R217	OUT	MGT_I2C_SDA_FPGA
SENSOR_I2C_SCL	IN	0	R218	OUT	SENSOR_I2C_SCL_FPGA
SENSOR_I2C_SDA	IN		R219	OUT	SENSOR_I2C_SDA_FPGA



CLOCKS



FPGA





CREATIVE COMMON LICENSE



ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:23 2014	
ETUDE: LAPP Atlas	PAGE: 13 / 16
DESSIN: NiCo LETENDRE	SHEET: 13 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	

DDR2




FPGA CONFIG




CREATIVE COMMON LICENSE

ipmc_test_board


LAST MODIFIED: Mon Jul 21 10:04:22 2014
 ETUDE: LAPP Atlas PAGE: 14 / 16
 DESSIN: NiCo LETENDRE SHEET: 14 / 16
 USE ONLY WITH LAPP AGREEMENT.
<http://lapp.in2p3.fr/>



ARM STANDARD JTAG
20 PIN CONNECTOR
CONNECTED TO IPMC




JTAG
CONNECTOR






JTAG MASTER
SELECTION


S=1 <-> MASTER JTAG = MEZZANINE
S=0 <-> MASTER JTAG = CONNECTOR



JTAG BUFFERS



JTAG CHAIN




JTAG



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:21 2014
 ETUDE: LAPP Atlas PAGE: 15 / 16
 DESSIN: NiCo LETENDRE SHEET: 15 / 16
 USE ONLY WITH LAPP AGREEMENT.
<http://lapp.in2p3.fr/>



FPGA POWER-SUPPLY

FPGA SUPPLIES



CREATIVE COMMON LICENSE

ipmc_test_board

LAST MODIFIED: Mon Jul 21 10:04:22 2014	
ETUDE: LAPP Atlas	PAGE: 16 / 16
DESSIN: NiCo LETENDRE	SHEET: 16 / 16
USE ONLY WITH LAPP AGREEMENT. http://lapp.in2p3.fr/	