



LAPP IPMC Mezzanine

LAPP Intelligent Platform Management Controller Mezzanine

Version V1.4

Atlas LAPP

01/10/2013

LAPP IN2P3 CNRS - 9 Chemin de Bellevue - BP110 - 74941 Annecy-le-Vieux CEDEX - France

Table of content

Ι.	Introduction	3
١١.	IPMC Features	4
	Zone 1 connector	4
	Front Panel	5
	Payload Power	5
	Reset	6
	FRU & SDR EEPROM	6
	Board Payload	6
	Sensors	6
	AMC and RTM	7
III.	NON-IPMC features	9
	Ethernet	9
-	JTAG Master	9
	User IO	10
	Debug	10
	USB	11
IV.	Mechanical	12
	DDR3 VLP Mini-DIMM	12
v.	Pin out	13
VI.		
vı.	Design Guidelines	19
VII	. Software	19



License



This work is licensed under the Creative Commons Attribution - Share in the same conditions 3.0 License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/.

Simplified licence : <u>http://creativecommons.org/licenses/by-sa/3.0/</u>

Full licence : http://creativecommons.org/licenses/by-sa/3.0/legalcode

I. Introduction

AdvancedTCA[®] specification defines the hardware platform management layer which provides management capabilities to monitor, control, and assure proper operation of AdvancedTCA[®] boards. The hardware platform management system watches over basic health of the system, manages the power, hot swap, cooling and interconnects of ATCA board, modules or shelves. The hardware platform management is based on the Intelligent Platform Management Interface (IPMI) architecture that provides communication, management and control to the system. To comply with these specifications, ATCA boards are required to contain an Intelligent Platform Management Controller (IPMC). IPMC provides a local management for the ATCA board and communicates with the shelf manager via a dual redundant bus called IPMB (Intelligent Platform Management Bus). Fig 1 shows the management aspect of an ATCA shelf.

ATCA provides a powerful management system, but building a fully compliant ATCA board can be a lot of work for a designer. That is why this document describes a custom IPM Controller. Using this IPMC allows designer to focus on their board functionalities rather than losing time developing the management system on their own. Moreover this IPMC is enhanced with added functionalities like blade JTAG manager, Ethernet configuration,(I2C bus debugger)...




Figure 1: management aspect of an ATCA shelf





II. IPMC Features

The first goal of this mezzanine is to provide the IPMC function for ATCA board as described in the ATCA specification.

The mezzanine is an IPMC for ATCA board and has the following features:

- Redundant IPMB-0 interface with buffer for hot-swap capabilities
- Hot Swap management with ATCA blue led and front panel switch
- FRU LED management
- Payload power management (enable and monitoring with I2C bus)
- Hardware address detection
- ATCA board sensor management (through I2C bus)
- Management for up to 8 AMC plus one Intelligent RTM through an IPMB-L
- FRU Information and Sensor Data Record access through I2C bus
- On board Event Log
- Compliant with PICMG 3.0 R3.0 for the AdvancedTCA base specification and IPMI v1.5 and the relevant subset of IPMI v2.0
- Configurable signals for custom payload interface. (E-Keying...)





Zone 1 connector

The zone 1 connector of the ATCA board provides power for the board and also the Hardware Address of the slot, the IPMB-0 bus for communication with the shelf manager and the JTAG bus.



The IPMC mezzanine receives the IPMB-0 bus (IPMB-A and IPMB-B) and the Hardware Address. The mezzanine contains two I2C buffers for buffering the IPMB-0 and to comply with the hot swap requirement. Those buffers can be a device like LTC4307 from Linear Technology.

Dir.	Pin	Description
INOUT	120	IPMB-A I2C clock
INOUT	121	IPMB-A I2C data
INOUT	242	IPMB-B I2C clock
INOUT	243	IPMB-B I2C data
IN		Hardware address (8-bits)
IN	234	JTAG TCK
IN	113	JTAG TMS
IN	235	JTAG TDI
OUT	112	JTAG TDO
	INOUT INOUT INOUT IN IN IN IN IN	INOUT 120 INOUT 121 INOUT 242 INOUT 243 IN 11 IN 234 IN 113 IN 235

IPMB_A and IPMB_B I2C bus pull-up resistors (4.7k Ω) are mounted on the mezzanine.

Table 1: Zone 1 connector signals

Front Panel

The mezzanine receives the board insertion signal and manages the four ATCA Leds. (The mandatory Blue Led and Led1 and the optional Led2 and Led3). The blue led is driven with a +5V level to face the high voltage drop of blue leds.

Signal	Dir.	Pin	Description
Handle_Switch	IN	224	Front panel handle switch for board insertion detection
ATCA_Blue_LED	OUT	103	Front panel blue led (mandatory). This led is driven with +5V level.
ATCA_LED1	OUT	104	Front panel LED 1 (Amber or Red, mandatory)
ATCA_LED2	OUT	105	Front panel LED 2 (Green, optional)
ATCA_LED3	OUT	106	Front panel LED 3 (Amber, optional)

Table 2: Front Panel signals

Payload Power

The IPMC mezzanine must enable the payload power only once the shelf manager has given its authorization. To fulfill ATCA standard, ATCA boards often use power management modules for power supply ORing, fuse control, inrush protection, hot swap, EMI filtering and other protections. The IPMC mezzanine receives information from the power management module, and provides an enable signal for the DC-DC payload converter. In order to support the majority of power management modules, the following signals are connected to the IPMC mezzanine:

Signal	Dir.	Pin	Description
12V_Enable	OUT	225	Enable DC-DC (-48V to 12V) payload power
Alarm_A	IN	226	Alarm from power management module for -48V_A
Alarm_B	IN	227	Alarm from power management module for -48V_B
PowerGood_A	IN	228	Power good from power management module -48V_A
PowerGood_B	IN	229	Power good from power management module -48V_B
Mgt_I2C_SCL	OUT	220	I2C bus clock for power management module. (shared with FRU &
			SDR eeprom bus)
Mgt_I2C_SDA	INOUT	221	I2C bus data for power management module. (shared with FRU &
			SDR eeprom bus)

Table 3: Payload power signals



Reset

A reset is provided to reset the carrier. This signal can be used as the payload cold reset as defined in the ATCA base specification.

Signal	Dir.	Pin	Description
Ext_RST_n	OUT	223	IPMC Mezzanine active-low reset
	1		

Table 4: External reset signal

FRU & SDR EEPROM

This EEPROM is connected to the mezzanine via an I2C bus and stores FRU and SDR information of the ATCA board. This I2C bus is shared with the payload and AMC management power bus.

This EEPROM must be a 256Kbit (32x8Kbit) I2C memory with a +3.3V interface a minimum of 400 KHz clock frequency. (24xx256 from Microchip, M24256 from ST etc...) The EEPROM must be reached at address "1010000" (Pin A0 = A1 = A2 = GND).

Mgt_I2C bus pull-up resistors (4.7k Ω) are mounted on the mezzanine.

Signal	Dir.	Pin	Description
Mgt_I2C_SCL	OUT	220	I2C bus clock for FRU & SDR EEPROM (shared with management power bus)
Mgt_I2C_SDA	INOUT	221	I2C bus data for FRU & SDR EEPROM (shared with management power bus)

Table 5: FRU & SDR EEPROM signals

Board Payload

The IPMC mezzanine has signals connected to the ATCA board payload. These signals are "payload" dependent and can be used as enable / disable interface in the E-Keying process. The IPMC mezzanine has 16 signals configurable by the user (IPM_IO[0..15]). These signals are +3.3V LVTTL compatible. These IO must be used for IPMI functionalities, and mostly for e-keying.

Moreover, an UART interface allows the user to control its payload.

Signal	Dir.	Pin	Description
IPM_IO_[015]	INOUT		User I/O for payload interface
UART_Tx	OUT	57	UART transmit signal
UART_CTS	IN	58	UART Clear to Send signal
UART_Rx	IN	60	UART receive signal
UART_RTS	OUT	61	UART Request to Send signal

Table 6: Board Payload signals

Sensors

The IPMC mezzanine need to know the health of the ATCA board like temperature, power supply voltage etc... in order to inform the shelf manager. The interface for the sensors or Analog to Digital Converters (ADC) is an I2C bus as a many sensors or ADCs are available with an I2C interface.

Sensor I2C bus pull-up resistors (4.7k Ω) are mounted on the mezzanine.

Signal	Dir.	Pin	Description
Sensor_SCL	OUT	183	I2C bus clock for sensor interface
Sensor_SDA	INOUT	184	I2C bus data for sensor interface

Table 7: I2C sensor signals



AMC and RTM

From the shelf manager point of view, AMC and RTM are viewed through the ATCA board IPMC. AMC and Intelligent RTM (IRTM) are managed by a Module Management Controller (MMC). MMCs and IPMC are linked together with an IPMB-L (Local I2C bus). An ATCA board can support up to eight AMCs and one RTM. For that the IPMC mezzanine can support up to nine modules.




Figure 3: AMC management architecture

Figure 3 shows the AMC management architecture on an ATCA board. The management bus IPMB-L is chained to all AMCs. This bus is controlled for each AMC by a buffer that can be enables or disabled by the IPMC in order to isolate the AMC. The IPMC receives the PS1# signal indicating that an AMC is connected, and asserts the Enable# signal.

The IPMC must also control the power for AMC. It must activate or disable power supplies and check that the AMC does not drow too much current on the Management Power (MP) supply and on the Payload Power (PWR) supply. Several devices are available to deal with the power interface like TPS2358, TPS2359, TPS2458, TPS2459 from Texas Instrument or LTC4222, LTC4223, LTC4242 from Linear Technology. Some devices (TPS2359, TPS2459, TLC4222) can have an I2C bus for current limit programming and other functionalities. These components share the same I2C bus as the payload power management bus and the FRU and SDR EEPROM bus (Mgt_I2C_SCL and Mgt_I2C_SDA).

IPMB-L and Mgt_I2C bus pull-up resistors (4.7k Ω) are mounted on the mezzanine.

The following table shows the IPMC mezzanine signals common to all AMC:

Signal	Dir.	Pin	Description
IPMB-L_SCL	INOUT	168	IPMB-L I2C clock
IPMB-L_SDA	INOUT	169	IPMB-L I2C data
Mgt_I2C_SCL	OUT	220	I2C bus clock for power management module (same signal as
			payload power and FRU eeprom)
Mgt_I2C_SDA	INOUT	221	I2C bus data for power management module (same signal as payload
			power and FRU eeprom)

Table 8: IPMB_L and AMC power control signals

The following table shows the IPMC mezzanine signals going to each AMC: ("x" is the AMC site number from 0 to 8)

Signal	Dir.	Description
To AMC		•
PS1#_x	IN	Low level indicates that the AMC module is inserted in the carrier.
Enable#_x	OUT	When active, indicates to the AMC module that it is fully inserted in the
		carrier.
To IPMB-L and AMC po	wer mana	gement
IPMB-L_Enable_x	OUT	Connect AMC to the IPMB-L bus.
MP_Enable_x	OUT	Activate the Management Power (+3.3V to AMC)
PWR_Enable_x	_Enable_x OUT Activate the module Payload Power (+12V to AMC).	
MP_Good_x IN		Asserted when the Management Power voltage are within the required
		levels.
PWR_Good_x	IN	Asserted when the Payload Power voltage are within the required levels.
MP_Fault_x	IN	Asserted when the Management Power current reaches the limit
PWR_Fault_x	IN	Asserted when the Payload Power current reaches the limit
PWR_ORing_x	OUT	Optional – for 12V redundancy

Table 9: IPMC to AMCs and RTM signals



III. NON-IPMC features

The mezzanine has non-impc features that can be usefull for an ATCA board designer. One must note that the following features are **not related to IPMI** functionalities.

- Ethernet link & USB link.
- JTAG Master. The mezzanine can act as a JTAG master through Ethernet for the ATCA board. This feature can be used to load firmware for digital devices located on the ATCA board or for debugging purpose.
- User IO. The user can drive some mezzanines IO. For exemple, the user can drive these IO through the Ethernet link.

Ethernet

The IPMC mezzanine can be connected to ATCA Base Interface. This communication allows using the mezzanine for different functions:

- JTAG master, for motherboard firmware upgrade for example
- User configuration (with USR pin) through Ethernet
- Mezzanine firmware upgrade: As there is no standard for IPMC firmware upgrade, for the moment the Ethernet connection is the only way to upgrade the mezzanine firmware.

The first version of the mezzanine has a 100Mbit/s Ethernet link. But for future version, a 1Gbit/s link is foreseen.

100Mbit/s link:

Signal	Dir.	Pin	Description
Eth_Tx+	OUT	171	Tx+ of the Ethernet PHY
Eth_Tx-	OUT	172	Tx- of the Ethernet PHY
Eth_Rx+	IN	174	Rx+ of the Ethernet PHY
Eth_Rx-	IN	175	Rx- of the Ethernet PHY

Table 10: 100Mbit/s Ethernet interface signals

1Gbit/s link:

Signal	Dir.	Pin	Description
Gb_A+	INOUT	171	A+ of the Gigabit Ethernet PHY
Gb_A-	INOUT	172	A- of the Gigabit Ethernet PHY
Gb_B+	INOUT	174	B+ of the Gigabit Ethernet PHY
Gb_B-	INOUT	175	B- of the Gigabit Ethernet PHY
Gb_C+	INOUT	177	C+ of the Gigabit Ethernet PHY
Gb_C-	INOUT	178	C- of the Gigabit Ethernet PHY
Gb_D+	INOUT	180	D+ of the Gigabit Ethernet PHY
Gb_D-	INOUT	181	D- of the Gigabit Ethernet PHY

Table 11: Gigabit Ethernet signals

JTAG Master

The IPMC mezzanine acts as a bridge between the Ethernet link and the JTAG bus. This configuration allows the user to control the ATCA board JTAG bus through Ethernet. This way, the user can use JTAG functionalities like firmware upgrade or others.






Figure 4: IPMC mezzanine JTAG functionality

Signal	Dir.	Pin	Description
Master_TCK	OUT	231	Master JTAG Test Clock signal
Master_TMS	OUT	110	Master JTAG Test Mode Select signal
Master_TDI	IN	232	Master JTAG Test Data In signal
Master_TDO	OUT	109	Master JTAG Test Data Out signal
Master_TRST	OUT	108	Master JTAG Test ReSeT signal

Table 12: JTAG Master signals

User IO

The mezzanine provides 35 IO for user purposes. These IO can be used for instance to interface some on-board functionalities with Ethernet or USB. These IO are controlled by user software implemented in the mezzanine microcontroller. This user software **MUST NOT** use IPMI information to control these IO. This means that these IO have no relationship with IPMI functionalities. (IPM_IO must be used for IPMI functionalities)

USR [034] INOUT IO for user purposes		Signal	Dir.	Pin	Description
	USR_	[034]	INOUT		

Table 13: User Configuration signals

Debug

In the development phase of the IPMC Mezzanine, it is important to have tools for debugging purposes. For that the UART can be routed on the ATCA board to a console and a USB bus is also provided.



USB

The IMPC Mezzanine acts as a USB Full Speed peripheral device.

Signal	Dir.	Pin	Description
USB_Vbus	IN	99	USB Vbus +5V from USB
USB_Dp	INOUT	100	USB data +
USB_Dn	INOUT	101	USB data -


Table 14: USB signals



Mechanical IV.


The IPMC mezzanine is design to minimize its area on the ATCA board. The solution is to plug the mezzanine in a vertical position on the carrier. This way the area is minimized and if the mezzanine is inserted parallel to the backplane connectors the airflow is not obstructed.

DDRx form factor can be a good mechanical standard for the IPMC mezzanine. The maximum height for a mezzanine on a ATCA board is 21.33mm. The DDRx defines VLP (Very Low Profile) size with enough available IO for our application. This form factor is interesting for our application:



DDR3 VLP Mini-DIMM

This form factor has 244 pins. One possible mated receptacle is ref:877823003 from Molex.






Figure 6: DDR3 VLP Mini-DIMM receptacle

Figure 5: DDR3 VLP Mini-DIMM form facor

V. Pin out

The IPMC mezzanine is power by a +3.3V power supply by the "+3.3V" pins. All the I/O (except the Ethernet interface and Blue Led) are +3.3V LVTTL compatible.

IPMC mezzanine pinout:

Pin	Frontside	Dir	Pin	Backside	Dir	Pin	Frontside	Dir	Pin	Backside	Dir
1	GND	-	123	GND	-	32	PWR_Fault_4	Ι	154	PWR_Fault_5	I
2	PS1#_0	Ι	124	PS1#_1	Ι	33	PWR_ORing_4	0	155	PWR_ORing_5	0
3	Enable#_0	0	125	Enable#_1	0	34	GND	1	156	GND	-
4	IPMB-L_Enable_0	0	126	IPMB-L_Enable_1	0	35	PS1#_6	-	157	PS1#_7	I
5	MP_Enable_0	0	127	MP_Enable_1	0	36	Enable#_6	0	158	Enable#_7	0
6	PWR_Enable_0	0	128	PWR_Enable_1	0	37	IPMB-L_Enable_6	0	159	IPMB-L_Enable_7	0
7	MP_Good_0	Ι	129	MP_Good_1	Ι	38	MP_Enable_6	0	160	MP_Enable_7	0
8	PWR_Good_0	Ι	130	PWR_Good_1	Ι	39	PWR_Enable_6	0	161	PWR_Enable_7	0
9	MP_Fault_0	Ι	131	MP_Fault_1	-	40	MP_Good_6	Ι	162	MP_Good_7	Ι
10	PWR_Fault_0	Ι	132	PWR_Fault_1	- I	41	PWR_Good_6	I	163	PWR_Good_7	I
11	PWR_ORing_0	0	133	PWR_ORing_1	0	42	MP_Fault_6	Ι	164	MP_Fault_7	I
12	GND	-	134	GND	-	43	PWR_Fault_6	Ι	165	PWR_Fault_7	I
13	PS1#_2	Ι	135	PS1#_3	4	44	PWR_ORing_6	0	166	PWR_ORing_7	0
14	Enable#_2	0	136	Enable#_3	0	45	GND	-	167	GND	-
15	IPMB-L_Enable_2	0	137	IPMB-L_Enable_3	0	46	PS1#_8	Ι	168	IPMB-L_SCL	I/O ^{pu}
16	MP_Enable_2	0	138	MP_Enable_3	0	47	Enable#_8	0	169	IPMB-L_SDA	I/O ^{pu}
17	PWR_Enable_2	0	139	PWR_Enable_3	0	48	IPMB-L_Enable_8	0	170	GND	-
18	MP_Good_2	1	140	MP_Good_3	Ι	49	MP_Enable_8	0	171	Eth_Tx+/Gb_A+	I/O
19	PWR_Good_2	-	141	PWR_Good_3	Ι	50	PWR_Enable_8	0	172	Eth_Tx-/Gb_A-	I/O
20	MP_Fault_2	-	142	MP_Fault_3	-	51	MP_Good_8	Ι	173	GND	
21	PWR_Fault_2	-	143	PWR_Fault_3		52	PWR_Good_8	I	174	Eth_Rx+/Gb_B+	I/O
22	PWR_ORing_2	0	144	PWR_ORing_3	0	53	MP_Fault_8	Ι	175	Eth_Rx-/Gb_B-	I/O
23	GND	-	145	GND	-	54	PWR_Fault_8	Ι	176	GND	
24	PS1#_4	Ι	146	PS1#_5	Ι	55	PWR_ORing_8	0	177	Gb_C+	I/O
25	Enable#_4	0	147	Enable#_5	0	56	GND	-	178	Gb_C-	I/O
26	IPMB-L_Enable_4	0	148	IPMB-L_Enable_5	0	57	Uart_Tx	0	179	GND	
27	MP_Enable_4	0	149	MP_Enable_5	0	58	Uart_CTS	Ι	180	Gb_D+	I/O
28	PWR_Enable_4	0	150	PWR_Enable_5	0	59	GND	-	181	Gb_D-	I/O
29	MP_Good_4	- I	151	MP_Good_5	Ι	60	Uart_Rx	Ι	182	GND	
30	PWR_Good_4	Ι	152	PWR_Good_5	l ^{pu}	61	Uart_RTS	0	183	Sensor_SCL	O ^{pu}
31	MP_Fault_4	Ι	153	MP_Fault_5	Ι	62	GND	-	184	Sensor_SDA	I/O ^{pu}

Table 15: IPMC mezzanine pinout (Front side pin 1 to 62, Back side pin 123 to 184). $pu=pull up 4.7k\Omega$ resistor, $pd=pull down 4.7k\Omega$ resistor.

6	() () ()	lapp)	SATLAS BEXPERIMENT
-	BY SA		ntrp://arias.cn

Pin	Frontside	Dir	Pin	Backside	Dir]	Pin	Frontside	Dir	Pin	Backside	Dir
63	IPM_IO_0	I/O	185	GND	-		92	USR_24	I/O	214	USR_25	I/O
64	IPM_IO_1	I/O	186	IPM_IO_2	I/O		93	USR_26	I/O	215	USR_27	I/O
65	+3.3V	-	187	IPM_IO_3	I/O		94	USR_28	I/O	216	USR_29	I/O
		KEY					95	USR_30	-	217	USR_31	I/O
		NE I					96	USR_32	I/O	218	USR_33	I/O
66	IPM_IO_4	I/O	188	IPM_IO_6	I/O		97	GND	-	219	GND	-
67	IPM_IO_5	I/O	189	IPM_IO_7	I/O		98	USR_34	I/O	220	Mgt_I2C_SCL	O ^{pu}
68	+3.3V	-	190	GND	-		99	USB_Vbus	T	221	Mgt_I2C_SDA	I/O ^{pu}
69	IPM_IO_8	I/O	191	IPM_IO_10	I/O		100	USB_Dp	I/O ^{pu}	222	GND	-
70	IPM_IO_9	I/O	192	IPM_IO_11	I/O		101	USB_Dn	I/O ^{pu}	223	Ext_RST_n	O ^{pu}
71	+3.3V	-	193	GND	-		102	GND	-	224	Handle switch	I
72	IPM_IO_12	I/O	194	IPM_IO_14	I/O		103	ATCA_Blue_LED	0 ^{+5V}	225	12V_Enable	0
73	IPM_IO_13	I/O	195	IPM_IO_15	I/O		104	ATCA_LED1	0	226	Alarm_A	Т
74	+3.3V	-	196	GND	-		105	ATCA_LED2	0	227	Alarm_B	I
75	USR_0	I/O	197	USR_2	I/O		106	ATCA_LED3	0	228	PowerGood_A	I
76	USR_1	I/O	198	USR_3	I/O		107	GND	-	229	PowerGood_B	I
77	+3.3V	-	199	GND	-		108	Master_TRST	O ^{pu}	230	GND	-
78	USR_4	I/O	200	USR_8	1/0		109	Master_TD0	O ^{pu}	231	Master_TCK	O ^{pd}
79	USR_5	I/O	201	USR_7	I/O		110	Master_TMS	O ^{pu}	232	Master_TDI	ا ^{pu}
80	+3.3V	-	202	GND	-		111	GND	-	233	GND	-
81	USR_8	I/O	203	USR_10	I/O		112	TDO	O ^{pu}	234	ТСК	I ^{pd}
82	USR_9	I/O	204	USR_11	I/O		113	TMS	۱ ^{pu}	235	TDI	ا ^{pu}
83	+3.3V	-	205	GND	-		114	GND	-	236	GND	-
84	USR_12	I/O	206	USR_14	I/O		115	HA0	I	237	HA1	I
85	USR_13	I/0	207	USR_15	1/0		116	HA2	I	238	HA3	I
86	+3.3V	-	208	GND	-		117	HA4	Ι	239	HA5	I
87	USR_16	I/O	209	USR_18	I/O		118	HA6	I	240	HA7	Ι
88	USR_17	I/O	210	USR_19	I/O		119	GND	-	241	GND	-
89	GND	-	211	GND	-		120	IPMB-A_SCL	I/O ^{pu}	242	IPMB-B_SCL	I/O ^{pu}
90	USR_20	1/0	212	USR_21	I/O		121	IPMB-A_SDA	I/O ^{pu}	243	IPMB-B_SDA	I/O ^{pu}
91	USR_22	1/0	213	USR_23	I/O		122	GND	-	244	GND	-

Table 16: IPMC mezzanine pinout (Front side pin 63 to 122, Back side pin 185 to 244). pu=pull up 4.7k Ω resistor, pd=pull down 4.7k Ω resistor.



IPMC Mezzanine pinout with pin definition.

IPMC t	o AMC		
Nbr	Name	Dir	Description
1	GND		
2	PS1#_0	IN	Low level indicates that the AMC module is inserted in the carrier.
3	Enable#_0	OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
4	IPMB-L_Enable_0	OUT	Connect AMC to the IPMB-L bus.
5	MP_Enable_0	OUT	Activate the Management Power (+3.3V to AMC)
6	PWR_Enable_0	OUT	Activate the module Payload Power (+12V to AMC).
7	MP_Good_0	IN	Asserted when the Management Power voltage are within the required levels.
8	PWR_Good_0	IN	Asserted when the Payload Power voltage are within the required levels.
9	MP_Fault_0	IN	Asserted when the Management Power current reaches the limit
10	PWR_Fault_0	IN	Asserted when the Payload Power current reaches the limit
11	PWR_ORing_0	OUT	Optional – for 12V redundancy
12	GND		
13	PS1#_2	IN	Low level indicates that the AMC module is inserted in the carrier.
14	Enable#_2	OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
15	IPMB-L_Enable_2	OUT	Connect AMC to the IPMB-L bus.
16	MP_Enable_2	OUT	Activate the Management Power (+3.3V to AMC)
17	PWR_Enable_2	OUT	Activate the module Payload Power (+12V to AMC).
18	MP_Good_2	IN	Asserted when the Management Power voltage are within the required levels.
19	PWR_Good_2	IN	Asserted when the Payload Power voltage are within the required levels.
20	MP_Fault_2	IN	Asserted when the Management Power current reaches the limit
21	PWR_Fault_2	IN	Asserted when the Payload Power current reaches the limit
22	PWR_ORing_2	OUT	Optional – for 12V redundancy
23 24	GND PS1#_4	IN	Low level indicates that the AMC module is inserted in the carrier.
24	Enable#_4	IN OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
25 26	IPMB-L_Enable_4	OUT	Connect AMC to the IPMB-L bus.
20	MP_Enable_4	OUT	Activate the Management Power (+3.3V to AMC)
27	PWR_Enable_4	OUT	Activate the module Payload Power (+12V to AMC).
28	MP_Good_4	IN	Asserted when the Management Power voltage are within the required levels.
30	PWR_Good_4	IN	Asserted when the Payload Power voltage are within the required levels.
31	MP_Fault_4	IN	Asserted when the Management Power current reaches the limit
32	PWR_Fault_4	IN	Asserted when the Payload Power current reaches the limit
33	PWR_ORing_4	OUT	Optional – for 12V redundancy
34	GND	001	
35	PS1#_6	IN	Low level indicates that the AMC module is inserted in the carrier.
36	Enable#_6	OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
37	IPMB-L_Enable_6	OUT	Connect AMC to the IPMB-L bus.
38	MP_Enable_6	OUT	Activate the Management Power (+3.3V to AMC)
39	PWR_Enable_6	OUT	Activate the module Payload Power (+12V to AMC).
40	MP_Good_6	IN	Asserted when the Management Power voltage are within the required levels.
41	PWR_Good_6	IN	Asserted when the Payload Power voltage are within the required levels.
42	MP_Fault_6	IN	Asserted when the Management Power current reaches the limit
43	PWR_Fault_6	IN	Asserted when the Payload Power current reaches the limit
44	PWR_ORing_6	OUT	Optional – for 12V redundancy
45	GND		
46	PS1#_8	IN	Low level indicates that the AMC module is inserted in the carrier.
47	Enable#_8	OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
48	IPMB-L_Enable_8	OUT	Connect AMC to the IPMB-L bus.
49	MP_Enable_8	OUT	Activate the Management Power (+3.3V to AMC)
50	PWR_Enable_8	OUT	Activate the module Payload Power (+12V to AMC).
51	MP_Good_8	IN	Asserted when the Management Power voltage are within the required levels.
52	PWR_Good_8	IN	Asserted when the Payload Power voltage are within the required levels.
53	MP_Fault_8	IN	Asserted when the Management Power current reaches the limit
54	PWR_Fault_8	IN	Asserted when the Payload Power current reaches the limit
55	PWR_ORing_8	OUT	Optional – for 12V redundancy
56	GND		
57	Uart_Tx	OUT	UART transmit signal
58	Uart_CTS	IN	UART Clear To Send signal
59	GND		
60	Uart_Rx	IN	UART receive signal
61	Uart_RTS	OUT	UART Request To Send signal
62	GND		
63	IPM_IO_0	INOUT	IPM I/O 0 for payload interface
64	IPM_IO_1	INOUT	IPM I/O 1 for payload interface
65	+3.3V		
66	IPM_IO_4	INOUT	IPM I/O 4 for payload interface



68 - 69 1 70 1 71 - 72 1 73 1	IPM_IO_5 +3.3V IPM_IO_8 IPM_IO_9 +3.3V	INOUT INOUT INOUT	IPM I/O 5 for payload interface IPM I/O 8 for payload interface IPM I/O 9 for payload interface
69 1 70 1 71 - 72 1 73 1	IPM_IO_8 IPM_IO_9		IPM I/O 8 for payload interface
69 1 70 1 71 - 72 1 73 1	IPM_IO_8 IPM_IO_9		IPM I/O 8 for payload interface
70 1 71 - 72 1 73 1	IPM_IO_9		IPM I/O 9 for payload interface
71 - 72 1 73 1		INOUT	
72 1 73 1	+3 3V		If W 1/0 7 for payload interface
73			
73	IPM_IO_12	INOUT	IPM I/O 12 for payload interface
	IPM_IO_13	INOUT	IPM I/O 13 for payload interface
		INOUT	IFM 1/0 15 101 payload interface
	+3.3V		
75	USR_0	INOUT	User IO pin 0
	USR_1	INOUT	User IO pin 1
		moor	
	+3.3V		
	USR_4	INOUT	User IO pin 4
79	USR_5	INOUT	User IO pin 5
	+3.3V		
		DIOLIT	
	USR_8	INOUT	User IO pin 8
82	USR_9	INOUT	User IO pin 9
83 -	+3.3V		
	USR 12	INOUT	User IO sin 12
	_	INOUT	User IO pin 12
	USR_13	INOUT	User IO pin 13
86 -	+3.3V		
	USR_16	INOUT	User IO pin 16
	USR_17	INOUT	User IO pin 17
	GND		
90	USR_20	INOUT	User IO pin 20
		INOUT	
	USR_22		User IO pin 22
	USR_24	INOUT	User IO pin 24
	USR_26	INOUT	User IO pin 26
	USR_28	INOUT	User IO pin 28
	USR_30	INOUT	User IO pin 30
96	USR_32	INOUT	User IO pin 32
	GND		
		INCLUT	User IO siz 24
	USR_34	INOUT	User IO pin 34
99	USB_Vbus	IN	USB Vbus +5V from USB
	USB_Dp	INOUT ^{pu}	USB data +
		INOUT ^{pu}	
	USB_Dn	INOUL	USB data -
-	GND		
103	ATCA_Blue_LED	OUT ^{+5V}	Front panel blue led (mandatory). +5V level.
	ATCA_LED1	OUT	Front panel LED 1 (Amber or Red, mandatory)
	ATCA_LED2	OUT	Front panel LED 2 (Green, optional)
106	ATCA_LED3	OUT	Front panel LED 3 (Amber, optional)
	GND		
		OUTPU	Master ITAC Test DeSeT signal
	Master_TRST	OUT ^{pu}	Master JTAG Test ReSeT signal
	Master_TDO	OUT ^{pu}	Master JTAG Test Data Out signal
	Master_TMS	OUT ^{pu}	Master JTAG Test Mode Select signal
	GND	OI ITEDII	
112	TDO	OUT ^{pu}	JTAG TDO
113	TMS	IN ^{pu}	JTAG TMS
	GND		
		INI	
	HA0	IN	Hardware address 0
116	HA2	IN	Hardware address 2
	HA4	IN	Hardware address 4
		IN	
	HA6	IIN	Hardware address 6
	GND		
120	IPMB-A_SCL	INOUT ^{pu}	IPMB-A I2C clock
	IPMB-A_SDA	INOUT ^{pu}	IPMB-A I2C data
		11001	11 MID-A 120 Uala
	GND		
123	GND		
	PS1# 1	IN	Low level indicates that the AMC module is inserted in the carrier.
	_		
	Enable#_1	OUT	When active, indicates to the AMC module that it is fully inserted in the carrier.
126	IPMB-L_Enable_1	OUT	Connect AMC to the IPMB-L bus.
127	MP_Enable_1	OUT	Activate the Management Power (+3.3V to AMC)
			Activate the module Payload Power (+12V to AMC).
	PWR_Enable_1	OUT	
	MP_Good_1	IN	Asserted when the Management Power voltage are within the required levels.
130	PWR_Good_1	IN	Asserted when the Payload Power voltage are within the required levels.
	MP_Fault_1	IN	Asserted when the Management Power current reaches the limit
141			
	PWR_Fault_1	IN	Asserted when the Payload Power current reaches the limit
132			
132	PWR ORing 1	OUT	Optional – for 12V redundancy
132 1 133 1	PWR_ORing_1	OUT	Optional – for 12V redundancy
132 1 133 1 134 0	GND		
132 1 133 1 134 0 135 1		OUT IN OUT	Optional – for 12V redundancy Low level indicates that the AMC module is inserted in the carrier. When active, indicates to the AMC module that it is fully inserted in the carrier.

137IPMB-L_Enable_3OUTConnect AMC to the IPMB-L bus.138MP_Enable_3OUTActivate the Management Power (+3.3V to AMC)139PWR_Enable_3OUTActivate the module Payload Power (+12V to AMC).140MP_Good_3INAsserted when the Management Power voltage are with141PWR_Good_3INAsserted when the Payload Power voltage are within the142MP_Fault_3INAsserted when the Payload Power current reaches143PWR_Fault_3INAsserted when the Payload Power current reaches the I144PWR_ORing_3OUTOptional – for 12V redundarcy145GNDInLow level indicates that the AMC module is inserted in147Enable#_5OUTWhen active, indicates to the AMC module that it is fu148IPMB-L_Enable_5OUTConnect AMC to the IPMB-L bus.149MP_Enable_5OUTActivate the module Payload Power (+12V to AMC).150PWR_Enable_5OUTActivate the module Payload Power (+12V to AMC).151MP_Good_5INAsserted when the Management Power voltage are with it153MP_Fault_5INAsserted when the Payload Power current reaches154PWR_Fault_5INAsserted when the Payload Power current reaches the I	he required levels. s the limit limit n the carrier. Ily inserted in the carrier. hin the required levels.
139PWR_Enable_3OUTActivate the module Payload Power (+12V to AMC).140MP_Good_3INAsserted when the Management Power voltage are with141PWR_Good_3INAsserted when the Payload Power voltage are within th142MP_Fault_3INAsserted when the Payload Power voltage are within th143PWR_Fault_3INAsserted when the Management Power current reaches144PWR_ORing_3OUTOptional – for 12V redundancy145GNDINLow level indicates that the AMC module is inserted in146PS1#_5INLow level indicates to the AMC module is inserted in147Enable#_5OUTWhen active, indicates to the AMC module that it is fu148IPMB-L_Enable_5OUTConnect AMC to the IPMB-L bus.149MP_Enable_5OUTActivate the Management Power (+3.3V to AMC)150PWR_Enable_5OUTActivate the module Payload Power (+12V to AMC).151MP_Good_5INAsserted when the Management Power voltage are with152PWR_Good_5INAsserted when the Management Power current reaches153MP_Fault_5INAsserted when the Management Power current reaches	he required levels. s the limit limit n the carrier. Ily inserted in the carrier. hin the required levels.
140 MP_Good_3 IN Asserted when the Management Power voltage are with 141 PWR_Good_3 IN Asserted when the Payload Power voltage are within th 142 MP_Fault_3 IN Asserted when the Payload Power voltage are within th 142 MP_Fault_3 IN Asserted when the Management Power current reaches 143 PWR_Fault_3 IN Asserted when the Payload Power current reaches the I 144 PWR_ORing_3 OUT Optional – for 12V redundancy 145 GND IN Low level indicates that the AMC module is inserted in 146 PS1#_5 IN Low level indicates to the AMC module is inserted in 147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{Pu} Asserted when the Management Power current reaches<	he required levels. s the limit limit n the carrier. Ily inserted in the carrier. hin the required levels.
141 PWR_Good_3 IN Asserted when the Payload Power voltage are within the 142 142 MP_Fault_3 IN Asserted when the Management Power current reachess 143 143 PWR_Fault_3 IN Asserted when the Payload Power current reachess 143 144 PWR_ORing_3 OUT Optional – for 12V redundancy 145 GND 146 PS1#_5 IN 146 PS1#_5 IN Low level indicates that the AMC module is inserted in 147 148 IPMB-L_Enable_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power current reaches 153 MP_Fault_5 IN Asserted when the Management Power current reaches	he required levels. the limit limit n the carrier. Ily inserted in the carrier. hin the required levels.
142 MP_Fault_3 IN Asserted when the Management Power current reaches 143 PWR_Fault_3 IN Asserted when the Payload Power current reaches the I 144 PWR_ORing_3 OUT Optional – for 12V redundancy 145 GND IN Low level indicates that the AMC module is inserted in 146 PS1#_5 IN Low level indicates that the AMC module is inserted in 147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{Pu} Asserted when the Payload Power current reaches 153 MP_Fault_5 IN Asserted when the Management Power current reaches	the limit limit n the carrier. Ily inserted in the carrier. hin the required levels.
143 PWR_Fault_3 IN Asserted when the Payload Power current reaches the I 144 PWR_ORing_3 OUT Optional – for 12V redundancy 145 GND IN Low level indicates that the AMC module is inserted in 146 PS1#_5 IN Low level indicates that the AMC module is inserted in 147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN* Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	hin the required levels.
144 PWR_ORing_3 OUT Optional – for 12V redundancy 145 GND Interpretation Interpretation 146 PS1#_5 IN Low level indicates that the AMC module is inserted in 147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with in the server server traches 152 PWR_Good_5 IN Asserted when the Payload Power voltage are within the server server traches 153 MP_Fault_5 IN Asserted when the Management Power current reaches	n the carrier. Ily inserted in the carrier. hin the required levels.
145 GND 146 PS1#_5 147 Enable#_5 148 IPMB-L_Enable_5 149 MP_Enable_5 150 PWR_Enable_5 151 MP_Good_5 152 PWR_Good_5 153 MP_Fault_5 154 IN 155 Asserted when the Management Power voltage are within the the the module Payload Power voltage are within the the the module Payload Power voltage are within the the the the module Payload Power voltage are within the the the the the the module Payload Power voltage are within the	lly inserted in the carrier.
146 PS1#_5 IN Low level indicates that the AMC module is inserted in 147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	lly inserted in the carrier.
147 Enable#_5 OUT When active, indicates to the AMC module that it is fu 148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	Ily inserted in the carrier.
148 IPMB-L_Enable_5 OUT Connect AMC to the IPMB-L bus. 149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	hin the required levels.
149 MP_Enable_5 OUT Activate the Management Power (+3.3V to AMC) 150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	
150 PWR_Enable_5 OUT Activate the module Payload Power (+12V to AMC). 151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within th 153 MP_Fault_5 IN Asserted when the Management Power current reaches	
151 MP_Good_5 IN Asserted when the Management Power voltage are with 152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	
152 PWR_Good_5 IN ^{pu} Asserted when the Payload Power voltage are within the 153 MP_Fault_5 IN Asserted when the Management Power current reaches	
153 MP_Fault_5 IN Asserted when the Management Power current reaches	he required levels.
	1
15/ PWR Fault 5 IN Accorted when the Devload Downer over an enclose the b	
	limit
155 PWR_ORing_5 OUT Optional – for 12V redundancy	
156 GND	
157 PS1#_7 IN Low level indicates that the AMC module is inserted in	
158 Enable#_7 OUT When active, indicates to the AMC module that it is fu	lly inserted in the carrier.
159 IPMB-L_Enable_7 OUT Connect AMC to the IPMB-L bus.	
160 MP_Enable_7 OUT Activate the Management Power (+3.3V to AMC)	
161 PWR_Enable_7 OUT Activate the module Payload Power (+12V to AMC).	
162 MP_Good_7 IN Asserted when the Management Power voltage are with	
163 PWR_Good_7 IN Asserted when the Payload Power voltage are within the Payload Power voltage are withe Payload Power voltage are within the Payload Power vol	
164 MP_Fault_7 IN Asserted when the Management Power current reaches	
165 PWR_Fault_7 IN Asserted when the Payload Power current reaches the I	limit
166 PWR_ORing_7 OUT Optional – for 12V redundancy	
167 GND	
168 IPMB-L_SCL INOUT ^{pu} IPMB-L I2C clock	
169 IPMB-L_SDA INOUT ^{pu} IPMB-L I2C data	
170 GND	
171 Eth_Tx+/Gb_A+ INOUT Tx+ of the Ethernet PHY (OUT) - A+ of the Gigabit E	thernet PHY (INOUT)
172 Eth_Tx-/Gb_A- INOUT Tx- of the Ethernet PHY(OUT) – A- of the Gigabit Et	
173 GND	
174 Eth_Rx+/Gb_B+ INOUT Rx+ of the Ethernet PHY(IN) - B+ of the Gigabit Ethe	ernet PHY (INOUT)
175 Eth_Rx-/Gb_B- INOUT Rx- of the Ethernet PHY(IN) – B- of the Gigabit Ether	rnet PHY (INOUT)
176 GND	
177 Gb_C+ INOUT C+ of the Gigabit Ethernet PHY	
178 Gb_C- INOUT C- of the Gigabit Ethernet PHY	
179 GND	
180 Gb_D+ INOUT D+ of the Gigabit Ethernet PHY	
181 Gb_D- INOUT D- of the Gigabit Ethernet PHY	
182 GND	
183 Sensor_SCL OUT ^{pu} I2C bus clock for sensor interface	
184 Sensor_SDA INOUT ^{pu} I2C bus data for sensor interface	
185 GND	
186 IPM_IO_2 INOUT IPM I/O 2 for payload interface	
187 IPM_IO_3 INOUT IPM I/O 3 for payload interface	
188 IPM_IO_6 INOUT IPM I/O 6 for payload interface	
189 IPM_IO_7 INOUT IPM I/O 7 for payload interface	
190 GND	
190 GRVD 191 IPM_IO_10 INOUT IPM I/O 10 for payload interface	
191 IFM_IO_10 INOUT IFM I/O 10 10 10 10 10 10 10 10 10 10 10 10 10	
192 IFM_IO_II INOUT IFM I/O II for payload interface 193 GND I	
195 GND 194 IPM_IO_14 INOUT IPM I/O 14 for payload interface	
194 IPM_IO_14 INOUT IPM I/O 14 for payload interface 195 IPM_IO_15 INOUT IPM I/O 15 for payload interface	
195 IPM_IO_I5 INOU1 IPM I/O IS for payload interface 196 GND Image: State St	
190 GND 197 USR_2 INOUT User IO pin 2	
199 GND 200 USD 6 INOUT User IO sin 6	
200 USR_6 INOUT User IO pin 6 201 USP_7 INOUT User IO pin 7	
201 USR_7 INOUT User IO pin 7	
202 GND	
203 USR_10 INOUT User IO pin 10	
204 USR_11 INOUT User IO pin 11	
205 GND	
206USR_14INOUTUser IO pin 14	

207	USR_15	INOUT	User IO pin 15
208	GND		
209	USR 18	INOUT	User IO pin 18
210	USR_19	INOUT	User IO pin 19
211	GND		
212	USR_21	INOUT	User IO pin 21
213	USR_23	INOUT	User IO pin 23
214	USR_25	INOUT	User IO pin 25
215	USR_27	INOUT	User IO pin 27
216	USR_29	INOUT	User IO pin 29
217	USR_31	INOUT	User IO pin 31
218	USR_33	INOUT	User IO pin 33
219	GND		
220	Mgt_I2C_SCL	OUT ^{pu}	I2C bus clock for power management module
221	Mgt_I2C_SDA	INOUT ^{pu}	I2C bus data for power management module
222	GND		
223	Ext_RST_n	OUT ^{pu}	External Reset signal for payload cold reset
224	Handle_Switch	IN	Front panel handle switch for board insertion detection
225	12V_Enable	OUT	Enable DC-DC (-48V to 12V) payload power
226	Alarm_A	IN	Alarm from power management module for -48V_A
227	Alarm_B	IN	Alarm from power management module for -48V_B
228	PowerGood_A	IN	Power good from power management module -48V_A
229	PowerGood_B	IN	Power good from power management module -48V_B
230	GND		
231	Master_TCK	OUT ^{pd}	Master JTAG Test Clock signal
232	Master_TDI	IN ^{pu}	Master JTAG Test Data In signal
233	GND		
234	TCK	IN ^{pd}	JTAG TCK
235	TDI	IN ^{pu}	JTAG TDI
236	GND		
237	HA1	IN	Hardware address 1
238	HA3	IN	Hardware address 3
239	HA5	IN	Hardware address 5
240	HA7	IN	Hardware address 7
241	GND		
242	IPMB-B_SCL	INOUT ^{pu}	IPMB-B I2C clock
243	IPMB-B_SDA	INOUT ^{pu}	IPMB-B I2C data
244	GND		

Table 17: IPMC mezzanine pinout.). $pu=pull up 4.7k\Omega$ resistor, $pd=pull down 4.7k\Omega$ resistor.



VI. Design Guidelines

TBD

VII. Software

TBD