The ATLAS Phase-I Upgrade LAr System ATCA Carrier Board

Stony Brook University, University of Arizona

1. Introduction

The Phase-I upgrade LAr trigger system includes components which receive digitized cell-level charges recorded in the EM calorimeter for each beam crossing, perform energy and time reconstruction from these inputs and transmit the results to L1Calo. For triggered events, results are also sent to the detector read out data stream, and dedicated monitoring information can be provided. These components, collectively called the LDPB, consist of processor mezzanine cards inserted in carrier cards. The input optical fibers used to receive data from the LAr front end system and output optical fibers used to transmit data to L1Calo are connected to the system through the front panel of the mezzanine cards, and all associated processing occurs on the mezzanines. Data sent to the TDAQ system for triggered events as well as monitoring data are read out through the carrier, either via dedicated optical connections implementing the GBT protocol (TDAQ data) or via backplane connections implementing the 10 gigabit XAUI protocol (monitoring). The mezzanine and carrier cards are designed to the AMC and ATCA specifications respectively. The carrier provides four, full width AMC bays using the standard cut out form factor. It also includes a rear transition module (RTM) to provide external connectivity augmenting that available through the ATCA shelf backplane and via AMC front panels. On board data routing and processing is provided via a Xilinx FPGA.

The bandwidth requirement[(1)] for trigger data flowing through the carrier is based on the expected number of bytes per L1 accept times the L1 accept rate. This gives 2 Gbps/carrier to the TDAQ system during running following the Phase-I upgrade and 10 Gbps/carrier following the Phase-II upgrade. The bandwidth for monitoring data is driven by two scenarios: (1) recording (prescaled) cluster input and reconstructed data for clusters with energy above a given threshold to allow real time checks of the reconstruction and (2) an "oscilloscope" mode in which the digitized raw data for a selected set of channels is continuously sent to a LAr system for diagnostic and monitoring. The bandwidth required for these depends on the thresholds and number of channels to be viewed. A 10 Gbps/carrier rate was chosen as a compromise between the amount of information available and the design complexity.¹ The I/O for the raw front end data and the reconstructed energy and time data sent to L1Calo is performed through the AMC front panel and does not impact the bandwidth requirements for the carrier.

This note describes the design and features of the ATCA carrier and the RTM. Sections 2 and 3 describe the carrier data connectivity and processing capability respectively. Section 4 discusses the implementation of the ATCA mandated power, management and monitoring infrastructure as well as the additional power distribution on the board. The clocks provided on the carrier are described in section 5. Section 6 describes the JTAG and I2C functionality, and section 7 documents the jumpers present on the carrier. Section 8 provides RTM information. In addition, three appendices provide

¹ There are 31 carriers in the full system, so this 10 Gbps/carrier corresponds to 310 Gbps for the LAr system which is also a significant load to the LAr monitoring system(s).

detailed documentation of the connections used on the AMC interface, the FPGA and the ATCA/RTM interface. A fourth appendix provides some information regarding the carrier layout.

2. Carrier Data transfer connectivity: Backplane, AMC sites and RTM

The carrier card's primary purpose is sending and receiving data, but it also provides onboard processing capability. The data are received and/or transmitted using one of four methods: (1) serial transceiver connections between the carrier and AMC cards, (2) LVDS connections between the carrier and AMC cards, (3) serial transceiver connections to optical fibers which are connected to the carrier via SFP+ cages on the RTM and (4) serial transceiver connections between the carrier and other ATCA boards connected through the ATCA shelf backplane. In addition to the data sending and receiving, processing can be implemented in the onboard FPGA through which all data passes.

A block diagram of the carrier data and clock connectivity is shown in Figure 1. The data connections are outlined in Table 1 grouped by destination and reference clock domain (Sec. 5). The transceiver and LVDS connections are general purpose and do not have a fixed protocol requirement. However, three protocols are expected to be used: (1) gigabit Ethernet (GbE) links between the carrier, AMC sites and ATCA shelf for configuration and control, (2) 10 gigabit XAUI links between the carrier, AMC sites and shelf for private monitoring and (3) GBT links between the carrier, AMC sites and RTM for communication with the ATLAS TDAQ system. In addition LVDS signals are provided between the carrier and each AMC site in case dedicated communication (e.g. decoded trigger information from the GBT) is needed. This is not expected, but provided in case there are resource limitations on the AMCs. The types of data to be sent using the different connections are shown in Table 2. The table also includes the Xilinx GTH transceiver mapping to signals. As required by the AMC and ATCA specifications, the data and clock lines are AC coupled on the receiving end of each differential pair and the traces will each have 50Ω impedance, matching the pair termination of 100Ω .

Though not formally required by the specifications, most AMCs and ATCA cards expect a GbE link on a specific channel. For AMCs this is expected to be port 0, and for ATCA cards it is expected to be on the zone 2 base channels 1 and 2. These ports are provided on the LAr carrier and its AMC sites. In addition, the carrier has a GbE connection to the RTM and a 100 Mbps Ethernet connection to the IPMC.²

² In the first test version of the carrier, the GbE connections will all be routed through the FPGA with minimal switching firmware. An evaluation of possible standalone GbE switches is ongoing. For the second version of the carrier, the final configuration either GbE through the FPGA or GbE through a dedicated switch will be used. This will be decided based on the evaluation of firmware versus hardware switches. The baseline choice is use of an Intel FM2112/4112 switch, but we are also trying to get information needed to use a simpler, unmanaged switch like the Marvell 88E6182 or the Broadcom BCM553118.



Figure 1: The data and clock connections between the carrier, AMC sites, RTM, ATCA backplane and IPMC.

Tx/Rx Count	Reference Clock	Intended Protocol	Туре
Group 1: Transo	ceiver connections to each A	MC bay (4xAMC for 32 in total)	
4	156.25 Mhz	1 x XAUI	GTH
3 (1)	ATLAS recovered	3 x GBT	GTH
1	125 Mhz	GbE	GTH
Group 2: LVDS	differential pair connections	to each AMC bay (4x for 32 in total)	
8	Any	Decoded trigger information	Select I/O
Group 3: Transo	ceiver connections to RTM		
8 (5)	ATLAS recovered	8 x GBT	GTH
1	125 Mhz	GbE	GTH
Group 4: Transo	ceiver connections to ATCA b	packplane	
8	156.25 Mhz	2 x XAUI	GTH
2	125 Mhz	2 x GbE	GTH

 Table 1: The data interconnections on the ATCA carrier grouped by destination and clock domain. The intended protocol and signal types are also shown.

Port	Connection:	FPGA	
Туре	Count – Dest	Bank/Channel(s)	Intended Use
GBT	3 (1) – AMC 1	214/1,2,3	ATLAS trigger control (input) and event data
	3 (1) – AMC 2	215/1,2,3	transmitted upon L1 accept. Clock recovery.
	3 (1) – AMC 3	216/1,2,3	
	3 (1) – AMC 4	217/1,2,3	
	8 (5) – RTM	213/all,	
		214/0, 215/0,	
		216/0, 217/0	
XAUI	1 – AMC 1	114/all	Private monitoring data, for example,
	1 – AMC 2	115/all	continuous output of selected channel pulse
	1 – AMC 3	116/all	heights
	1 – AMC 4	117/all	
	2 – ATCA fabric	118/all, 119/all	
GbE	1 – AMC 1	218/0	Configuration and general communication
	1 – AMC 2	218/1	
	1 – AMC 3	218/2	
	1 – AMC 4	218/3	
	1 – RTM	219/3	
	1 – IPMC ³	219/0	
	2 – ATCA base	219/1,2	
LVDS	8 – AMC 1	16	Additional trigger related communication
	8 – AMC 2	14	between carrier and AMC sites if needed
	8 – AMC 3	19	
	8 – AMC 4	18	-

Table 2: The connections on the carrier grouped by intended protocol. The table also shows the external connectivity and the FPGA banks associated with each signal (set). The data use is also given.

3. Carrier Data Processing Capability

The primary task of the carrier is transmitting and receiving data, but it also provides processing capability. All of the data paths in Table 2 are connected to an on carrier FPGA which can be used to provide data routing and processing. The FPGA is a Xilinx Virtex-7 XC7VX550TFFG1927-2 ⁴ with a direct connection to 512 MB of DDR3 RAM. The DDR3 is implemented using two MT41J128M16 chips configured to provide a 32 bit wide data path. The FPGA system clock and DDR3 reference clock use the 125 Mhz oscillator (sec. 5). The FPGA design is based on that of an AMC board recently designed and tested by the BNL, Stony Brook and Arizona groups. The mandatory processing functions foreseen in FPGA are data routing (sec. 2) and clock recovery (sec. 5), and it is likely that significant processing capacity will remain after the basic functions have been provided.

³ The IPMC Ethernet connection is a 10/100 Mbps connection, not a gigabit connection.

⁴ The carrier design allows the use of either of two other pin-compatible FPGAs, the XC7VX485TFFG1927 or the XC7VX690TFFG1927 in place of the default XC7VX550TFFG1927.

4. ATCA infrastructure: Management, Power and Monitoring

The carrier will be mounted in an ATCA shelf, so it must implement the system management functionality required by the ATCA standard. This includes: (1) all power drawn from the -48V from the ATCA zone 1 power connector, (2) board power management and status monitoring provided through the IPMI[(2)] protocol and ATCA extensions[(3)] implemented as dual I2C buses on the ATCA shelf backplane and controlled locally through an intelligent power management controller (IPMC), (3) ATCA (software based) e-keying, (4) sensor monitoring, status and alarm reporting via the IPMB and (5) management of the AMC bays in the carrier, including the corresponding power management, status and alarm reporting and e-keying handled through device descriptors read from the AMCs. The RTM is not hot-swappable as allowed by the ATCA standard but does receive power from the carrier. The LAr carrier uses an ATLAS standard IPMC designed by the Annecy/LAPP ATLAS group [(4)] to provide all board management functions. The ATCA standard also specifies electrostatic shielding and status LEDs both of which are included in the carrier as defined in the standard.

The ATCA standard allows a maximum board power for carrier plus AMCs plus RTM of 400 W. The 48V ATCA controller (IQ65033QGA12EKF-G) and the 48V to 12V controller (PQ60120QZB33NNS-G) used on the carrier are both rated at 400 W. Components need supply voltages at 1.0V (separately for digital logic and FGPA transceivers), 1.2V, 1.5V, 1.8V, 2.5V and 3.3V. All these voltages are provided by DC-to-DC converters. The DC-to-DC converters for 2.5V, 3.3V, FPGA 1.8V and core 1.0V are supplied directly from the 12V ATCA payload power, but the 1.0V MGT, 1.2V and 1.5V have tight ripple tolerances so these converters are powered from a dedicated, low ripple 5V converter (which is itself powered by the 12V payload power)⁵. The power sequencing is either hard-wired using the presence or absence of resistors (test mode) or controlled by IPMC user I/O pins (production). The power available at each voltage is given in Table 3.

Tests of the existing AMC card with a full complement of micropods and a Virtex-7 VC7VX485TFFG1927-2 FPGA, indicate that each AMC site is likely to require 80W, leaving 80W for the carrier and RTM together. On the AMC card, the power demand is dominated by the FPGA transceivers. Because the carrier has lower data rates and processing requirements, the power demands on the carrier are expected to be somewhat less than for the AMC card(s).

The standard also specifies that status, sensor and alarm information be provided using the IPMB protocol implemented between the shelf manager and the carrier and between the carrier and its AMC cards. Table 4 shows the sensors available on the carrier. Some sensors are connected directly to the sensor bus (S) from the IPMC, but this bus also is connected to an I2C switch which provides two additional I2C sensor buses, S0 and S1, which are required to access the full sensor suite. The switch is a PCA9543ADR located at (binary) I2C address 1110000X. The data from all sensors, including those on the AMCs, are collected by the IPMC. In all cases, e-keying descriptors will be used to provide the information needed for the carrier and shelf manager to discover what sensors are available and to report the status and alarms.

⁵ The FPGA and FPGA power sequencing designs are taken from the existing SBU/BNL/AZ AMC card.

Source	Available Current
48V ATCA module	8.33 A (400 W)
12V total payload (48V to 12V)	33.3 A (400 W)
3.3V management	3.6 A
3.3V	8 A (from 12V)
2.5V	8 A (from 12V)
1.8V (linear, MGTVCCAUX)	3 A (from 12V)
1.8V (linear, VCC1V8)	3 A (from 12V)
1.0V, core	16 A (from 12V)
5.0 V preregulator	16 A (from 12V)
1.5V	8 A (from 5V)
1.2V	8 A (from 5V)
1.0V, GTX/GTH	16 A (from 5V)
AMC 3.3V management (ea. site)	0.165 mA
AMC 12V payload (ea. site)	80 W

Table 3: The voltages and their currents available on the carrier.

Sensor Ty	ре		Chip Designator, Type	Sensor Bus, Address
Temperati	ure		U6, TMP100NA/250	S, 1001000X
"			U7,	S, 1001010X
"			U4,	S, 1001011X
"			U5,	S, 1001100X
Current m	onitor, ATC	A 12V payload power	U8, LTC2945	S0, 1100111X
u	" AM	C1 12V " "	U9	S0, 1100110X
u	" AM	C2 12V " "	U12	S0, 1101000X
"	" AM	C3 12V " "	U10	S0, 1101001X
u	" AM	C4 12V " "	U11	S0, 1101010X
"	" RTM	1 12V " "	U47	S0, 1101011X
FPGA inter	rnal voltage	and temperature	FPGA	S0, set by f/w
Current m	onitor, ATC	A 1.2V (FPGA)	U14, LTC2945	S1, 1101000X
"	" "	1.5V "	U16	S1, 1101010X
u	" "	2.5V	U17	S1, 1101101X
u	" "	3.3V	U13	S1, 1101001X
u	"""	5V	U15	S1, 1101011X
u	"""	1.0V (FPGA)	U18	S1, 1101100X
"	" "	1.0V (FPGA)	U19	S1, 1101110X
"	" "	1.8V	U74	S1, 1100111X
u	" "	1.8V (FPGA GTH)	U75	S1, 1101111X

 Table 4: IPMB/I2C accessible sensors on the carrier. The "S" bus is directly connected to the IPMC sensor bus. The "S0" and "S1" buses are connected to the "S" bus through an I2C switch.

The IPMC has several optional features available, and the LAr carrier uses two of these. The IPMC 100 Mbps Ethernet interface is connected to the FPGA (or hardware switch in v2). It is used for general communication with the IPMC processor, for IPMC software upgrades, and it can be used as the master

for the on-board JTAG chain. The IPMC also has user definable I/O pins some of which are used in the carrier as select, enable or monitoring lines. These are described in Table 5.

IPMC User Pin	Purpose
IPM_IO2	Test point (TP33, output)
USR2	1.2V power good (I)
USR3	1.5V power good (I)
USR4	1.8V power good (I)
USR5	2.5V power good (I)
USR6	3.3V power good (I)
USR7	5.0V power good (I)
USR8	Enable 1.0V DC-to-DC (O); Has resistor bypass
USR9	Enable 1.2V and 1.5V DC-to-DC (O); Has resistor bypass
USR10	Enable 2.5V and 3.3V DC-to-DC (O); Has resistor bypass
USR11	VTTVREF power good (I)
USR12	MGTVCCAUX (1.8V) power good (I)
USR13	VCCINT (1.0V) power good (I)
USR14	MGTAVCC (1.0V) power good (I)
USR16	I2C switch reset (O)
USR17	JTAG: connector or IPMC source select (O); Has jumper bypass
	Table 5: The IPMC user I/O pins used on the carrier.

The FPGA and its boot memory are programmed using the Xilinx JTAG interface. The JTAG can be driven either by a cable connected to a header on the carrier or RTM back panel (testing) or by an Ethernet connection to the IPMC (in situ). If the GbE switch functionality is provided in the FPGA, care will be required to ensure that Ethernet connection is not broken by the programming process.

5. Clock(s) generation and distribution

Clocks are needed on the carrier for general system use and to provide reference clocks for data communication. There are four clocks provided on the carrier: (1) a 125 Mhz oscillator, (2) a 156.25 Mhz oscillator, (3) a 40.079 Mhz oscillator, and (4) an LHC clock recovered in the FPGA from the ATLAS GBT optical fiber connection to the RTM. Table 6 summarizes the connections driven by these clocks.

Clock Source	Drives
125 Mhz (GbE)	FPGA system clock
	FPGA Bank 218, RefClk 0
	(and bank 219 using the north/south reference clock mechanism)
156.25 Mhz (XAUI)	AMC FCLKA (all sites)
	FPGA Banks 115, 118 RefClk0 (and banks 114, 116, 117, and 119
	using the north/south reference clock mechanism)
40.079 Mhz recovered LHC clock	Clock Synthesizer, primary channel
40.079 Mhz oscillator	Clock Synthesizer, secondary channel
Clock Synthesizer	AMC TCLKA (all sites)
	FPGA Banks 214, 217; RefClk0 and RefClk1 (and to banks 213, 215,
	216 and 218 using the north/south reference clock mechanism)

Table 6: The carrier clock sources and their uses

The recovered ATLAS clock and the 40.079 Mhz oscillator are connected to the two independent clock inputs of a CDCM6208RGZT clock synthesizer. The recovered ATLAS clock is the primary channel input, and the onboard oscillator is the secondary channel input. The synthesizer outputs are connected to the FCLKA ports on the four AMC bays, and to the FPGA reference clock inputs (as shown in Table 2) for the quads used for the GBT signals between the carrier and AMC bays and between the FPGA and the RTM. There are only eight total outputs from the CDCM6208, so some FPGA GBT quads get this reference clock from an adjacent quad using the Xilinx "north" or "south" reference clock mechanism.

The synthesizer input select signal REFSEL and the I2C controls of the clock synthesizer are sourced from the FPGA. The synthesizer SYNCHn, RSTn, STATUSO, and STATUS1 synthesizer signals are also connected to the FPGA. The FPGA firmware must ensure that the FPGA pins CLK_SYNCn (=SYNCn) and CLK_RSTn (=RSTn) are driven high for the synthesizer to function, and the appropriate value of CLKSEL (=REFCLK) must be chosen. The onboard 40.079 MHz oscillator input is chosen if CLKSEL=0, otherwise the recovered ATLAS clock input is used. The ATCA default firmware configures all outputs of the synthesizer to 5 x 40.079 MHz = 200.395 MHz and uses the onboard oscillator as the source.

As with the FPGA design, this clock distribution system is based on the design used on the existing test AMC. The same clock synthesizer chip is used, and a similar distribution network is provided. Tests using data transmitted between two AMCs with independent synthesizers show the synthesizer provides the low-jitter needed to meet the error rate demands.

6. JTAG, I2C

In addition to the data transfer and ATCA infrastructure related buses, the carrier also has on board JTAG and I2C buses. The ATCA and AMC standards specify JTAG connections between the carrier and AMC bays. These are implemented on the carrier as a single chain, and the AMC payload power good signal(s) at each bay are used to automatically select whether the chain bypasses the AMC bay or is passed through the AMC bay. When bypassed, the AMC TDI, TCK and TMS signals to the bay are disabled (high impedance) and the TDO from the bay is bypassed using a multiplexor. The chain is connected to the RTM in the same manner as to the AMC bays. The same chain is also passed through the FPGA JTAG port where it will be used to program the FPGA boot memory, to configure the FPGA directly for testing new firmware, and to provide the terminal connection used for debugging. The FPGA is the first device on the chain, followed by each of the AMC bays in numerical order and finally by the RTM interface.

The JTAG chain can be mastered by one of two sources: (1) the IPMC JTAG master (production, in situ) or (2) an external source connected by a cable to a header on either the carrier (J11) or the RTM back panel (J2) (testing). The source selection is controlled by a jumper (J19) which can be set either to force either one of the two sources or to allow selection by the IPMC using a user I/O line (USR17).

The IPMB protocol required by the AMC and ATCA standards uses I2C for the underlying transfer protocol. The ATCA standard also specifies a sensor I2C bus mastered by the IPMC as described in Sec.An additional, independent I2C bus on the carrier interconnects the FPGA and the clock generator

(Sec. 5) and is used to configure and monitor the clock generator. This bus can be accessed by the IPMC (via the I2C sensor bus connection to the FPGA) with appropriate firmware in the FPGA.

7. Jumpers

The low-level carrier configuration can be set using onboard jumpers. These are primarily intended for use in early versions of the board and for testing outside an ATCA shelf. Table 7 lists the jumpers and defines their functionality.

Jumper	Function
J3	Force enabling of the ATCA 12V payload power (normally removed)
J4	IPMC reset (normally removed)
J5	Allow 12V regulation without distributing power to components
	(2<->4 connected) or with distribution 12V as normal (1<->2; 3<->4)
J6	Force enabling of ATCA -48 channel B (normally removed)
J7	Force enabling of ATCA -48 channel A (normally removed)
J8	RTM JTAG bypass (removed if RTM is connected; present if not)
J19	JTAG source select. (normally 2<->3)
J27	FPGA JTAG bypass (normally removed; install only if FPGA not present)
J29	Force enabling of AMC 1, 3.3V (normally 2<->3)
J31	Force enabling of AMC 1, 12V (normally 2<->3)
J32	Force enabling of AMC 1, "or" (normally 2<->3)
J33	Force enabling of AMC 2, 3.3V (normally 2<->3)
J34	Force enabling of AMC 2, 12V (normally 2<->3)
J35	Force enabling of AMC 2, "or" (normally 2<->3)
J36	Force enabling of AMC 3, 3.3V (normally 2<->3)
J37	Force enabling of AMC 3, 12V (normally 2<->3)
J38	Force enabling of AMC 3, "or" (normally 2<->3)
J40	Force enabling of AMC 4, 12V (normally 2<->3)
J41	Force enabling of AMC 4, "or" (normally 2<->3)
J42	Force enabling of AMC 4, 3.3V (normally 2<->3)
J43	Force enabling of RTM 3.3V (normally 2<->3)
J44	Force enabling of RTM 12V (normally 2<->3)
J45	Force enabling of RTM "or" (normally 2<->3)

Table 7: Jumper functionality

8. RTM

As described earlier in section 2, a rear transition module (RTM) is used to provide some of the connectivity between the carrier and external hardware. The LAr carrier RTM provides SFP+ cages on the back panel for nine carrier transceiver channels: eight GBT channels⁶ and a single GbE connection. It also has JTAG connectors on the back panel providing access to the onboard JTAG chain and the IPMC

⁶ The production version of the carrier requires only 5 GBT links. Initial test versions will provide eight possible links to explore various layout options.

JTAG slave interface. In addition to GBT data signals and 3.3V and 12V power, the RTM Zone 3 connector has a full AMC-style management interface.

An RTM power switch is located on the back panel. This allows direct on/off control of the RTM DC-to-DC converter providing overall power to the RTM. The switch is provided purely as a precautionary convenience. The initial 12V power to the RTM through the zone 3 power connector is controlled by the IPMC in the same manner as for the AMC sites. The ATCA standard blue LED is part of the RTM.

The RTM data connection to the carrier is a standard ATCA connector (TE Connectivity/AMP 6469048-1) located in carrier zone 3. A second zone 3 connector (TE Connectivity 5-5223963-1) provides 3.3V management power and 12V payload power to the RTM. The LAr RTM is not hot swappable, but the interface needed to implement a fully ATCA compliant hot-swappable RTM with an onboard MMC and management through the carrier IPMB is provided on the zone 3 connector should it be needed. The complete list of zone 3 connections is given in Appendix C.

Appendix A: AMC slot data connectivity summary

Table 8 shows a summary of the data and clock signals available on the AMC connectors. In accordance with the definition provided by the AMC and ATCA specifications, the data transceiver port signal directions are shown from the carrier view. That is, transmit (Tx) means a signal sourced by the carrier, and receive (Rx) means the opposite. The standard power, IMPB and JTAG connections are not shown in the table but they are implemented. The IPMC has numbered sets of signals for each possible AMC site with one additional set available. The correspondence between the AMC site number and the IPMC set number is shown in Table 9.

AMC Port	Purpose	
0	GbE	
1	-	
2	-	
3	-	
4	-	
5	-	
6	-	
7	-	
8	XAUI, Lane 0	
9	XAUI, Lane 1	
10	XAUI, Lane 2	
11	XAUI, Lane 3	
12	GBT 1	
13	GBT 2	
14	-	
15	LVDS	
TCLKC/D	-	
17	LVDS	
18	LVDS	
19	LVDS	
20	GBT3	
FCLKA	LHC Clock (Synth out)	
TCLKA	156.25 (XAUI)	
Table 8: The AMO	C ports available on the carrier.	

AMC/RTM Site	AMC 1	AMC 2	AMC 3	AMC 4	RTM
IPMC Control Set	1	2	3	4	8

Table 9: The correspondence between AMC or RTM site number and the AMC interface control set number on the IPMC

Appendix B: FPGA Pin Connections

To be extracted from schematic...

Function	Pin(s)	Function	Pin(s)	Function	Pin(s)	Function	Pin(s)
Power & Co	ontrol	GBT R1 Txp	A1	GBT R5 Txp	A5	GbE Txp	E3
SCL (IPMB)	E1	Txn	B1	Txn	B5	Txn	F3
SDA (IPMB)	F1	Rxp	C1	Rxp	C5	Rxp	G3
GA0	A9	Rxn	D1	Rxn	D5	Rxn	H3
GA1	B9	GBT R2 Txp	A2	GBT R6 Txp	A6		
GA2	C9	Txn	B2	Txn	B6		
EXT_RST_N	D9	Rxp	C2	Rxp	C6		
TRST	B10	Rxn	D2	Rxn	D6		
TDO	C10	GBT R3 Txp	A3	GBT R7 Txp	A7		
TDI, RTM	D10	Txn	B3	Txn	B7		
ТСК	E10	Rxp	C3	Rxp	C7		
TMS	F10	Rxn	D3	Rxn	D7		
Enable#	G10	GBT R4 Txp	A4	GBT R8 Txp	A8		
PS1#	H10	Txn	B4	Txn	B8		
		Rxp	C4	Rxp	C8		
		Rxn	D4	Rxn	D8		
Connector: ca	arrier JTA	AG chain		Connector: IPI	MC Slave		
ТСК		E4		тск		E9	
TDO		F4		TDO		F9	
TMS		G4		TMS		G9	
TDI		H4		TDI		Н9	

Appendix C: Zone 3 Connections between the carrier and RTM

Table 10: The Zone 3 data and control connections

Appendix D: PCB Layout information

The ATCA carrier layout is based upon experience gained during the layouts of the AMC test board and the FM2112 Ethernet switch test board. The board thickness and area, and thus the trace geometry constraints and lengths, differ among all three so a straight copy of the layout parameters and stack up is not possible. The ATCA LVDS and serial transceiver differential pairs will be laid out as length-matched 100 Ω pairs, and the DDR3 differential pair traces will be length-matched at 80 Ω /pair. In addition, blocks of DDR3 signals will also be length matched to 200 mils as was done, and demonstrated to function properly, on the AMC optical test board.

The constraints on ATCA board thickness, component height and board flatness will be followed for the carrier as will the grounding and LED requirements. The dielectric material to be used in the ATCA carrier is FR408HR, a choice made in consultation with the PCB manufacturer. The carrier parts placement is shown in Figure 2 (top) and Figure 3 (bottom), and the stack up is shown in Figure 4. The total thickness is 94.6 mils, just under the ATCA maximum thickness of 96 mils. The minimum trace width is 3.5 mils, and the differential pair spacing is 10 mils. The maximum finished through hole size is 8 mils (on an 18 mil page).



 ${\tt ATCA_V1.0-11-30-14.pcb} \ - \ {\tt Mon} \ {\tt Dec} \ 01 \ 10{:}51{:}05 \ 2014$

Figure 2: The top view of the ATCA carrier initial parts placement.



ATCA_V1.0-11-30-14.pcb - Mon Dec 01 10:52:45 2014

Figure 3: The bottom view of the ATCA Carrier initial parts placement. Although this is the bottom, the view is oriented as seen from the top.

NUMBER	ТҮРЕ	NAME	THICKNESS		
LAYER 1	SIGNAL	ТОР	0.7		
		PREPREG	5		
LAYER 2	GROUND	PLANE	0.7	DGND	
		CORE	5		
LAYER 3	SIGNAL	SIGNAL	0.7		
		PREPREG	5		
LAYER 4	GROUND	PLANE	0.7	DGND	
		CORE	5		
LAYER 5	SIGNAL	SIGNAL	0.7		
		PREPREG	5		
LAYER 6	GROUND	PLANE	0.7	DGND	
		CORE	5		
LAYER7	POWER	PLANE	0.7		
		PREPREG	4		
LAYER 8	POWER	PLANE	0.7		
		CORE	4		
LAYER 9	POWER	PLANE	0.7		
		PREPREG	4		
LAYER 10	POWER	PLANE	0.7		
		CORE	5		
LAYER 11	GROUND	PLANE	0.7	DGND	
		PREPREG	5		
LAYER 12	SIGNAL	SIGNAL	0.7		
		CORE	5		
LAYER 13	GROUND	PLANE	0.7	DGND	
		PREPREG	5		
LAYER 14	SIGNAL	SIGNAL	0.7		
		CORE	5		
LAYER 15	GROUND	PLANE	0.7	DGND	
		PREPREG	5		
LAYER 16	SIGNAL	SIGNAL	0.7		
		CORE	5		
LAYER 17	GROUND	PLANE	0.7	DGND	
		PREPREG	5		
LAYER 18	SIGNAL	BOTTOM	0.7		

TOTAL THICKNESS

94.6

Figure 4: Initial ATCA carrier stack up. This was defined following discussion with the PCB manufacturer.