



Project file:ttc_fmc.cpm		SYSTEM: Cadence SPB16.3	
EDA-02319-V3-0		PROJECT:TTC_FMC	
 European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND	MODULE:ttc_fmc	Sheet: 1/3 / Project: 1/3	
	LAST_MODIFIED=Fri Jul 13 14:16:19 2012		
Design by: P. VICHODUIS	PCB by: PV	DATE: 13/07/2012	





SERVES AS TESTPOINT
PLACE IN ON TOP SIDE
VERY CLOSE TO SY89833

SERVES AS TESTPOINT
PLACE IN ON TOP SIDE
VERY CLOSE TO SY89833

SERVES AS TESTPOINT
PLACE IN ON TOP SIDE
VERY CLOSE TO SN65LVDT250

DEFAULTS (PULL UP/DOWN RESISTORS)

```

S10|S11
0 | 1 : 1Y/Z <= CLK40 DIV

-----
S20|S21
1 | 1 : 2Y/Z <= CLK160

-----
S30|S31
1 | 1 : 3Y/Z <= CLK160

-----
S40|S41
0 | X : 4Y/Z <= CLK40 DIV WHEN CDR OK ELSE XTAL40

```

```

Sx0|Sx1
0 | 0 : xY/Z <= 1A/B
0 | 1 : xY/Z <= 2A/B
1 | 0 : xY/Z <= 3A/B
1 | 1 : xY/Z <= 4A/B

```

Project file: ttc_fmc.cpm SYSTEM: Cadence SPB16.3

EDA-02319-V3-0

PROJECT: TTC_FMC

MODULE: ttc_fmc Sheet: 3/3 Project: 3/3

LAST_MODIFIED=Fri Jul 13 14:23:11 2012

Design by: P. VICHLOUDIS PCB by: PV DATE: 13/07/2012

