







Project file:ttc_fmc.cpm		SYSTEM: Cadence SPB16.3	
EDA-02319-V3-0		<b>PROJECT:TTC_FMC</b>	
 European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND	MODULE:ttc_fmc	Sheet: 1/3 / Project: 1/3	
	LAST_MODIFIED=Fri Jul 13 14:16:19 2012		
Design by: P. VICHODUIS	PCB by: PV	DATE: 13/07/2012	








DEFAULTS (PULL UP/DOWN RESISTORS)

S10|S11  
0 | 1 : 1Y/Z <= CLK40 DIV

S20|S21  
1 | 1 : 2Y/Z <= CLK160

S30|S31  
1 | 1 : 3Y/Z <= CLK160

S40|S41  
0 | X : 4Y/Z <= CLK40 DIV WHEN CDR OK ELSE XTAL40



Project file: ttc\_fmc.cpm SYSTEM: Cadence SPB16.3

EDA-02319-V3-0

PROJECT: TTC\_FMC

European Organization for Nuclear Research  
1211 GENEVA 23 SWITZERLAND

MODULE: ttc\_fmc Sheet: 3/3 Project: 3/3

LAST\_MODIFIED=Fri Jul 13 14:23:11 2012

Design by: P. VICHODUIS PCB by: PV DATE: 13/07/2012