

1 **Technical Specification**

2
3
4 **ATLAS Level-1 Calorimeter Trigger Upgrade**

5
6 **FEX System Switch Module (FEX Hub)**
7 **Prototype**

8
9 **Dan Edmunds, Yuri Ermoline,**
10 **Wade Fisher, Philippe Laurens**

11
12 **Draft**

13 **Version: 0.3**

14 **21 Sept 2014**
15

16 **Contents**


17	1	Conventions	3
18	2	Related Documents	4
19	3	Introduction.....	4
20	3.1	L1Calo Overview.....	5
21	3.1.1	Overview of the L1Calo System in Phase I (Run 3).....	5
22	3.1.2	Overview of the L1Calo System in Phase-II (Run 4)	7
23	3.2	FEX-Hub Overview	8
24	4	Hub Functionality	9
25	4.1	Support of the ROD Mezzanine Card	9
26	4.2	FEX and FEX-Hub Readout Data Distribution	9
27	4.3	TTC Clock and Data Stream Distribution.....	10
28	4.4	Ethernet Network Switch.....	10
29	4.5	Slow Control.....	10
30	4.6	Connections to the IPMB.....	10
31	4.7	Power Supplies.....	11
32	4.8	Future Use Cases.....	11
33	4.9	Commissioning and Diagnostic Facilities.....	11
34	4.10	Environment Monitoring.....	11
35	4.11	ATCA Form Factor	12
36	5	Interfaces to Other L1Calo Modules.....	12
37	5.1	TTC Clock and Data Stream Interfaces	12
38	5.2	High-Speed Readout Data Interfaces	13
39	5.3	Ethernet Network Interfaces	14
40	5.4	Hub Interfaces to FEX Modules	15
41	5.4.1	Interface with Hub-1	15
42	5.4.2	Interface with Hub-2	16
43	5.5	Hub Interface to its ROD Mezzanine.....	17
44	5.5.1	MGT Differential Inputs to ROD from Hub	17
45	5.5.2	MGT Differential Outputs from ROD to Hub	17
46	5.5.3	Other signals between ROD and Hub	17
47	5.6	Hub Interfaces to Second Hub Modules	20
48	5.6.1	Base Interface.....	20
49	5.6.2	Fabric Interface	20
50	5.6.3	Hub-2 usage of the Fabric Interface connection to Hub-1	20
51	5.6.4	Update Channel Interface.....	20
52	6	Hub Implementation Details	21
53	6.1	Physical Layout.....	21
54	6.2	Readout Signal Distribution.....	22
55	6.3	TTC Clock and TTC Data Stream Distribution	23
56	6.4	Base Interface Switch.....	23
57	6.5	Power Supplies.....	24
58	6.6	Hub FPGA	25
59	6.7	The IPM Controller.....	25
60	7	Hub PCB Layout.....	26
61	8	Front-Panel Layout	30
62	9	Testing and Commissioning.....	30
63	10	Planned Hub Module Production Yields.....	31
64	11	Programming Model	32
65	11.1	Guidelines	32
66	11.2	Register Map & Descriptions.....	32
67	12	Special Notes	32
68	13	Glossary	33
69	14	Document Revision History.....	34

70 15 Appendix 1: Backplane Connector/Pin Tables 35
 71 15.1 Connector and Signal Usage for a HUB Slot..... 35
 72 15.2 Connector and Signal Usage for a FEX Slot..... 36
 73

74 **1 Conventions**

75 The following conventions are used in this document:

- 76 • The term “Hub” or “FEX-Hub” is used to refer to the Phase-I L1Calo FEX system
 77 ATCA switch (hub) module in the rest of this document.
- 78 • The L1Calo FEX system Readout Driver (ROD) mezzanine is referred to as the
 79 “Hub-ROD” or just “ROD” in this document.
- 80 • FEX-Hub modules can be physically located in logical slots 1 or 2. The convention
 81 for the remainder of this document is to refer to these different modules as Hub-1 and
 82 Hub-2, respectively.
- 83 • The convention in this document will be that Hub-1 is the host of the TTC-FMC
 84 mezzanine card.
- 85 • A programmable parameter is defined as one that can be altered under computer
 86 control, for example between runs, not on an event-by-event basis. Changing such a
 87 parameter does not require a re-configuration of any firmware.
- 88 • Where multiple options are given for a link speed, for example, the readout links of
 89 the FEX modules are specified as running ≤ 6.4 Gb/s, this indicates that the link speed
 90 has not yet been fully defined. Once it is defined, that link will run at a single speed.
- 91 • In accordance with the ATCA convention, a crate of electronics is here referred to as
 92 a shelf.
- 93 • [Figure 1](#) explains the timeline for ATLAS running and shutdowns: Phase-I upgrades
 94 will be installed before the end of long shutdown LS 2; Phase-II upgrades will be
 95 installed before the end of LS 3.



96

- **Figure 1:** LHC Shutdown and Run Schedule

97

98

99

- The term “*buffer*” is used to mean electrical reception and re-transmission of signals (possibly with fan-out), but without any storage or memory function. The terms “*storage buffer*”, “*FIFO*”, “*Dual Port RAM*” et al. are used where storage is involved.

100 2 Related Documents

101

102

- [1.1] ATLAS TDAQ System Phase-I Upgrade Technical Design Report, CERN-LHCC-2013-018, <http://cds.cern.ch/record/1602235/files/ATLAS-TDR-023.pdf>

103

104

- [1.2] L1Calo Phase-I eFEX Specification (*v0.1*), twiki.cern.ch/twiki/pub/Atlas/LevelOneCaloUpgradeModules/eFEX_spec_v0.2.pdf

105

106

- [1.3] L1Calo Phase-I jFEX Specification (*v0.2*), http://www.staff.uni-mainz.de/rave/jFEX_PDR/jFEX_spec_v0.2.pdf

107

- [1.4] L1Calo gFEX Specification (*not yet available*)

108

109

- [1.5] L1Calo Hub-ROD Specification (*v0_9_5*), https://edms.cern.ch/file/1404559/2/Hub-ROD_spec_v0_9_5.docx

110

- [1.6] L1Calo Phase-I Optical plant Specification (*not yet available*)

111

- [1.7] ATCA Short Form Specification, http://www.picmg.org/pdf/picmg_3_0_shortform.pdf

112

113

- [1.8] PICMG 3.0 Revision 3.0 AdvancedTCA Base Specification, *access controlled*, <http://www.picmg.com/>

114

- [1.9] TTC-FMC Specification (*not yet available*) <https://edms.cern.ch/nav/EDA-02319-V3-0>

115

116

- [1.10] GBT Specification (*not yet available*) <http://indico.cern.ch/event/170595/session/53/material/slides/0?contribId=104>

117

118

119

- [1.11] Development of an ATCA IPMI controller mezzanine board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade, <http://cds.cern.ch/record/1395495/files/ATL-LARG-PROC-2011-008.pdf>

120

121

- [1.12] IPbus Protocol, https://svnweb.cern.ch/trac/cactus/export/trunk/doc/ipbus_protocol_v2_0.pdf

122

123

- [1.13] Front-End Link Exchange (Felix), <https://edms.cern.ch/document/13111772/1>

124 3 Introduction

125

126

127

This document describes the ATCA switch module (FEX-Hub) of the ATLAS Level-1 Calorimeter Trigger Processor (L1Calo) system [1.1]. The FEX-Hub is one of several modules being designed to upgrade L1Calo, providing the increased discriminatory power

128 necessary to maintain trigger efficiency as the LHC luminosity is increased beyond that for
129 which ATLAS was originally designed.


130 The function of the FEX-Hub module is to provide common communications functions for
131 the FEX ATCA shelves including the routing of FEX readout data, network communications
132 to and from FEX modules and distribution of clock and control signals.

133 The FEX-Hub modules will be installed in L1Calo during the long shutdown LS2, as part of
134 the Phase-1 upgrade, and will operate during Run 3. They will remain in the system after the
135 Phase-2 upgrade in LS3, and will operate during Run 4, at which time they will form part of
136 L0Calo. The following sections provide overviews of L1Calo in Run 3 and L0Calo in Run 4.

137 This is a specification for a prototype FEX-Hub module. This prototype is intended to exhibit
138 the full functionality of the final module, but with minor differences in external interfaces
139 (*eg, TTC and ROD interfaces may change*). The prototype specification further describes
140 anticipated use cases not critical to the core Hub functionality that represent fall-back options
141 for the L1Calo (L0Calo) readout system if needed. Aside from these differences, the
142 functionality described here can be regarded as that of the final FEX-Hub.

143 3.1 L1Calo Overview

144 3.1.1 Overview of the L1Calo System in Phase I (Run 3)



145

146 **Figure 2:** The L1Calo system in Run 3. Components installed during LS2 are shown in
147 yellow/orange

148 In Run 3, L1Calo contains three subsystems installed prior to LS2, as shown in [Figure 2](#) (see
149 document [\[1.1\]](#)):

- 150 • the Pre-processor, which receives shaped analogue pulses from the ATLAS calorimeters,
151 digitises and synchronises them, identifies the bunch-crossing from which each pulse
152 originated, scales the digital values to yield transverse energy (E_T), and prepares and
153 transmits the data to the following processor stages;
- 154 • the Cluster Processor (CP) subsystem (comprising Cluster Processing Modules (CPMs)
155 and Common Merger Extended Modules (CMXs)) which identifies isolated e/γ and τ
156 candidates;
- 157 • the Jet/Energy Processor (JEP) subsystem (comprising Jet-Energy Modules (JEMs) and
158 Common Merger Extended Modules (CMXs)) which identifies energetic jets and
159 computes various local energy sums.

160 Additionally, L1Calo contains the following three subsystems installed as part of the Phase-I
161 upgrade in LS2:

- 162 • The electromagnetic Feature Extractor eFEX subsystem, comprising eFEX modules and
163 FEX-Hub modules, the latter carrying Readout Driver (ROD) daughter cards. The eFEX
164 subsystem identifies isolated e/γ and τ candidates, using data of finer granularity than is
165 available to the CP subsystem.;
- 166 • The jet Feature Extractor (jFEX) subsystem, comprising jFEX modules, and Hub
167 modules with ROD daughter cards. The jFEX subsystem identifies energetic jets and
168 computes various local energy sums, using data of finer granularity than that available to
169 the JEP subsystem.
- 170 • The global Feature Extractor (gFEX) subsystem, comprising jFEX modules, and Hub
171 modules with ROD daughter cards. The gFEX subsystem identifies calorimeter trigger
172 features requiring the complete calorimeter data.

173 In Run 3, the Liquid Argon Calorimeter provides L1Calo both with analogue signals (for the
174 CP and JEP subsystems) and with digitised data (for the FEX subsystems). From the hadronic
175 calorimeters, only analogue signals are received. These are digitised on the Pre-processor,
176 transmitted electrically to the JEP, and then transmitted optically to the FEX subsystems.
177 Initially at least, the eFEX and jFEX subsystems will operate in parallel with the CP and JEP
178 subsystems. Once the performance of the FEX subsystems has been validated, the CP sub
179 system will be removed, and the JEP used only to provide hadronic data to the FEX
180 subsystems.

181 The optical signals from the JEP and LDPS electronics are sent to the FEX subsystems via an
182 optical plant. This performs two functions. First, it separates and reforms the fibre bundles,
183 changing the mapping from that employed by the LDPS and JEP electronics to that required
184 by the FEX subsystems. Second, it provides any additional fan-out of the signals necessary to
185 map them into the FEX modules where this cannot be provided by the calorimeter
186 electronics.


187 The outputs of the FEX subsystems (plus CP and JEP) comprise Trigger Objects (TOBs):
188 data structures which describe the location and characteristics of candidate trigger objects.
189 The TOBs are transmitted optically to the Level-1 Topological Processor (L1Topo), which

190 merges them over the system and executes topological algorithms, the results of which are
191 transmitted to the Level-1 Central Trigger Processor (CTP).

192 The eFEX, jFEX, gFEX and L1Topo subsystems comply with the ATCA standard. The
193 eFEX subsystem comprises two shelves each of 12 eFEX modules. The jFEX subsystem
194 comprises a single ATCA shelf holding 7 jFEX modules. The gFEX subsystem comprises a
195 single ATCA shelf holding a single gFEX module. The L1Topo subsystem comprises a
196 single ATCA shelf housing up to four L1Topo modules, each of which receives a copy of all
197 data from all FEX modules. All L1Calo processing modules produce Region of Interest (RoI)
198 and DAQ readout on receipt of a Level-1 Accept signal from the CTP. RoI information is
199 sent both to the High-Level Trigger (HLT) and the DAQ system, while the DAQ data goes
200 only to the DAQ system. In the FEX and L1Topo subsystems, these data are transmitted by
201 each FEX or L1Topo module via the shelf backplane to two Hub modules. Each of these
202 buffers the data and passes a copy to their ROD daughter board. The RODs perform the
203 processing needed to select and transmit the RoI and DAQ data in the appropriate formats; it
204 is likely that the required tasks will be partitioned between the two RODs. Additionally, the
205 Hub modules provide distribution and switching of the TTC signals and control and
206 monitoring networks.

207 **3.1.2 Overview of the L1Calo System in Phase-II (Run 4)**

208 The Phase-II upgrade will be installed in ATLAS during LS3. At this point, substantial
209 changes will be made to the trigger electronics. All calorimeter input to L1Calo from the
210 electromagnetic and hadronic calorimeters will migrate to digital format, the structure of the
211 hardware trigger will change to consist of two levels, and a Level-1 Track Trigger (L1Track)
212 will be introduced and will require TOB seeding. The Pre-processor, CP and JEP subsystems
213 will be removed, and the FEX subsystems, with modified firmware, will be relabelled to form
214 the L0Calo system in a two stage (Level-0/Level-1) real-time trigger, as shown in [Figure 3](#).
215 Hence, the FEX subsystems must be designed to meet both the Phase-I and Phase-II upgrade
216 requirements. The main additional requirements are to provide real-time TOB data to
217 L1Track, and to accept Phase-II timing and control signals including Level-0 Accept (LOA)
218 and Level-1 Accept. Additional calorimeter trigger processing will be provided by a new
219 L1Calo trigger stage.




220 **Figure 3:** The L0/L1Calo system in Run 4. The new Level-1 system is shown in red and pink.
 221 Other modules (yellow /orange) are adapted from the previous system to form the new
 222 L0Calo.

223 3.2 FEX-Hub Overview

224 The FEX-Hub module is an integral part of the L1Calo system. Its primary functions are to
 225 support FEX system readout, provide switching functionality for module control and DCS
 226 IPbus networks and to distribute timing and control signals to the FEX modules. **Figure 4**
 227 shows a sketch of the Hub modules within the FEX ATCA shelves. There are to be two Hub
 228 modules per shelf. Both Hub modules will receive high-speed FEX data over the ATCA
 229 Fabric Interface, which will be fanned out to a ROD mezzanine on the Hub and to the Hub's
 230 own FPGA. This high-speed data path will include two data channels from the other Hub
 231 module. The Hub module in logical slot 1 will provide switching capability for a network
 232 that routes module control signals on the base interface, while the Hub in logical slot 2 will
 233 provide switching for a network that routes DCS information. The Hub module in slot 1 will
 234 further host a TTC or GBT mezzanine card, whose signals will be decoded and fanned out to
 235 the FEX modules and also the Hub in slot 2. The fanned-out TTC control data stream will be
 236 interleaved with ROD-to-FEX communications including, for example, back-pressure
 237 signals.

238 The Hub module has connections to the other slots in the ATCA shelf over three distinct
 239 electrical interfaces, as illustrated in **Figure 4**. ATCA backplane Zone-2 consists of the
 240 Fabric Interface and the Base Interface. The Fabric Interface provides 8 differential pairs
 241 (channels) from each node slot to each Hub slot (8 to Hub-1 and 8 to Hub-2). There are a
 242 total of 8 Fabric Interface channels between Hub-1 and Hub-2 (not 16 total). The Fabric
 243 Interface pairs have a nominal bandwidth specification of 10 Gbps / channel. The Base
 244 Interface provides 4 differential pairs between each node slot and each Hub slot. There are a
 245 total of 4 Base Interface channels between Hub-1 and Hub-2. The Base Interface lines have a
 246 nominal bandwidth specification of 500 Mbps / channel, suitable for Gbps Ethernet protocol.
 247 Finally, ATCA backplane Zone-1 provides each node and Hub slot with a connection to the
 248 Intelligent Platform Management Bus (IPMB) with a total bandwidth of 100 kbps.

249 The L1Calo FEX-Hub system will consist of eight modules. There will be two eFEX
 250 shelves, one jFEX shelf and one gFEX shelf.



251

252 **Figure 4:** Illustration of the functions of FEX-Hub modules within the FEX readout system.

253 4 Hub Functionality

254 This section describes the functionality required for the FEX-Hub module within the L1Calo
 255 FEX trigger system. Details of the implementation of these functions will be described in
 256 Section 6 of this document.

257 4.1 Support of the ROD Mezzanine Card

258 The FEX-Hub physically holds the ROD Mezzanine Card and provides electrical connections
 259 to it through two 400 pin Meg-Array connectors.

260 4.2 FEX and FEX-Hub Readout Data Distribution

261 The FEX-Hub receives over the Fabric Interface 6 serial streams of Readout Data from each
 262 FEX Module. Each FEX-Hub also receives over the Fabric Interface 2 serial streams of
 263 Readout Data from the other FEX-Hub in the crate. These 74 high speed serial streams are
 264 fanned out on the FEX-Hub. One copy of each stream is sent to the ROD and one copy is
 265 sent to the Hub's own Virtex-7 FPGA. The Hub FPGA also sends 2 serial streams with its
 266 own Readout Data to its own ROD. Each ROD thus receives a total of 76 high speed

267 Readout Data streams: 6 streams from each FEX, 2 streams from the local Hub FPGA and 2
 268 streams from the other Hub's Hub FPGA. The data rate per readout stream will be 10 Gbps
 269 or less.

270 **4.3 TTC Clock and Data Stream Distribution**

271 The FEX-Hub in Slot 1 uses a TTC-FMC mezzanine card to receive the TTC signals. The
 272 FEX-Hub receives two types of signals from the TTC-FMC: a copy of the LHC clock and
 273 TTC control data. These signals need to be fanned out to each FEX module, to the local
 274 ROD, to the local Hub FPGA and to the FEX-Hub in Slot 2. The LHC clock is directly
 275 forwarded without any processing on the FEX-Hub. The TTC control data may need to be
 276 merged with additional control information coming from the ROD module from each FEX-
 277 Hub before being fanned out. The FEX-Hub uses two ports from the Fabric Interface
 278 Channel to each Node Slot to fanout these two signals to each FEX. These two TTC and
 279 control signals sent to the FEX plus the 6 Readout Data streams received from each FEX use
 280 all 8 signals pairs of each Fabric Channel connecting one FEX to the FEX-Hub, albeit with
 281 an unconventional port direction usage.

282
 283 The FEX-Hub in Slot 2 does not have a TTC-FMC mezzanine card but receives the TTC
 284 Clock and the TTC and ROD readout control stream from the FEX-Hub in Slot 1. The FEX-
 285 Hub in Slot 2 sends any required ROD readout control data generated by its own ROD to the
 286 FEX-Hub in Slot 1 for inclusion in the combined TCC and ROD readout control data stream.

287 **4.4 Ethernet Network Switch**

288 The FEX-Hub hosts an un-managed 10/100/1000 Base-T switch to provide the following 19
 289 Gigabit Ethernet connections:

- 290 • 1 connection on the front panel for the "up-link";
- 291 • 12 connections to the "FEX Node" modules in this crate via the Base Channel Fabric.
- 292 • 1 connection to the ROD on this Hub (or IPMC on the other Hub) via the front panel;
- 293 • 1 connection to the ROD on the other Hub (or IPMC on this Hub) via the front panel;
- 294 • 1 direct connection to the Hub's Virtex-7 FPGA on this Hub;
- 295 • 1 connection to the other Hub's Virtex-7 FPGA via the Update Channel Interface;
- 296 • 1 spare front panel connection;

297 **4.5 Slow Control**

298 An IPBus interface is provided for high-level, functional control of the FEX-Hub module.
 299 This allows, for example, any firmware parameters to be set, modes of operation to be
 300 controlled and monitoring data to be read.

301 **4.6 Connections to the IPMB**

302 The FEX-Hub maintains a connection to the Intelligent Platform Management Bus (IPMB)
 303 via an IPM Controller (IPMC) located on the Hub module. Communications between
 304 monitorable targets on the Hub, including the ROD mezzanine, are managed via an I2C Bus
 305 on the Hub module.

306 **4.7 Power Supplies**

307 The FEX-Hub provides all of the normal ATCA redundant power input, power isolation, and
308 power control from the Shelf Manager via an IPMC card. Bulk +12 Volt power is provided
309 to the ROD Mezzanine Card. Control signals are sent from the Hub to the ROD and Status
310 signals are returned from the ROD to manage the ROD's own power up sequence. DC/DC
311 converters are used to provide the power rails for the Hub itself. The required voltages are
312 supplied to the TTC-FMC card.

313 **4.8 Future Use Cases**

314 The FEX-Hub module is intended to be used in the L1Calo and L0Calo trigger systems
315 through Run 4. As such, future use cases in which the Hub may need to augment the capacity
316 of the FEX-Hub-ROD readout path have been identified. This extra functionality is being
317 implemented on the FEX-Hub so long as it does not complicate the core Hub functions and
318 design. These extra Hub functions are as follows:

- 319 • The Hub main FPGA receives a fanned-out copy of all high-speed FEX data being sent to
320 the ROD mezzanine card, allowing at a minimum the monitoring of FEX data. This
321 feature can also support Hub commissioning and diagnostics, as it further provides a
322 Fabric Interface connection to the other Hub module.
- 323 • The Hub main FPGA provides additional MGT links to the ROD mezzanine, which will
324 be instrumented on the ROD if sufficient input MGT links are available. Similarly, MGT
325 links from the ROD to the Hub main FPGA are defined on the HUB-ROD interface.
- 326 • External data output paths from the Hub main FPGA are provided electrically via
327 Ethernet and optically via one Minipod transmitter. The Minipod socket and routings are
328 implemented by default, but the Minipod transmitter is only installed if required.

329 Together, this Hub functionality can provide supplemental trigger processing if required.
330 However, all of this functionality could instead be ignored or disabled with no negative
331 impact on the Hub core functions.

332 **4.9 Commissioning and Diagnostic Facilities**

333 The FEX-Hub module provides sufficient Hub-to-Hub electrical connections over the Fabric
334 Interface, Base Interface and front-panel connections to commission and perform standalone
335 diagnostic tests of the Ethernet switching functions, Fabric Interface high-speed data paths
336 and TTC clock/data distribution using either one or two FEX-Hub modules.

337 **4.10 Environment Monitoring**

338 The Hub monitors the voltage and current of every power rail on the board. It also monitors
339 the temperatures of FPGAs, of the Minipod transmitter (if installed), and of other areas of
340 dense logic. Where possible, this is done using sensors embedded in the relevant devices

341 themselves. Where this is not possible, discrete sensors are used. The voltage and temperature
342 data are collected by the IPMC, via an I2C bus. From there, they are transmitted via ethernet
343 to the ATLAS DCS system. The Hub hardware also allows these data to be transmitted to the
344 DCS via IPMB and the ATCA Shelf Controller, but it is not foreseen that ATLAS will
345 support this route.

346 **4.11 ATCA Form Factor**

347 The FEX-Hub module is an ATCA module, conforming to the PICMG® 3.0 Revision 3.0
348 specification. The FEX-Hub is only capable of supporting a Dual-Star 14-slot (not 16)
349 ATCA crate. Within the L1Calo system some of the Fabric Interface and Update Interface
350 Channel ports are not used according to their conventional ATCA manner.


351 **5 Interfaces to Other L1Calo Modules**

352 The FEX-Hub module has mechanical and electrical connections to three other module types
353 within the L1Calo trigger system: the Hub-ROD Mezzanine card, the e/j/gFEX modules and
354 the other Hub module when used in a shelf with two Hubs. This section describes and
355 illustrates the electrical connections between these modules.

356 **5.1 TTC Clock and Data Stream Interfaces**

357 **Figure 5** shows the Hub's distribution of the TTC Clock and Data signals in the context of
358 the other cards in the ATCA shelf. The composite TTC signal is received by a TTC-FMC
359 mezzanine on the Hub-1 card. The TTC Clock is fanned out from the Hub-1 card to all other
360 modules in the shelf (including Hub-2) over the Fabric Interface. The TTC Data is combined
361 with the back data from both ROD-1 and ROD-2 on Hub-1 and this combined data stream is
362 also fanned out from the Hub-1 module over the Fabric Interface. When a second Hub is
363 used as shown in **Figure 5**, no TTC information is sent from Hub-2 to any of the Node slots,
364 as the corresponding Fabric Interface ports are not driven on Hub-2. The Hub-1 and Hub-2
365 cards are identical printed circuit boards and could support independent fan out of clock and
366 data streams from both Hubs if that were desired in the future. Each Node slot has access to
367 both the Hub-1 and the Hub-2 TTC clock and data streams. L1Calo shelves are however
368 currently explicitly defined to provide and use the TTC clock and data information fanned out
369 from Hub-1 only.

Hub-Module TTC Distribution



370


371 **Figure 5:** Illustration of FEX-Hub distribution of TTC clock and control data stream signals.

372 5.2 High-Speed Readout Data Interfaces

373 **Figure 6** shows the Hub's distribution of readout data in the context of the cards in the ATCA
 374 shelf. The readout data comes from the Node slots and from the Virtex-7 FPGA on each Hub
 375 module. All of this data flows to both the ROD and to the Virtex-7 FPGA on each Hub. The
 376 arrangement shown in **Figure 6** supports 2 independent streams of readout data. That is, the
 377 readout stream processed by the ROD and Hub FPGA on Hub-1 can be
 378 independent of the readout stream flowing into Hub-2.

379 The Hub's high-speed readout data path as described at the level of the Hub board is
 380 illustrated in **Figure 11**, which can be found in the section describing the Hub PCB layout
 381 (**Section 7**).

Hub-Module Readout Data Distribution



382

Rev. 14-Sept-2014

383


Figure 6: Illustration of FEX-Hub distribution of high-speed data signals.

384 5.3 Ethernet Network Interfaces

385 **Figure 7** shows the Hub's Base Interface Ethernet Switch in the context of the other cards in
 386 the ATCA shelf. As shown in **Figure 7** the switch on Hub-1 is used to handle all connections
 387 to the IPbus Control network and the switch on Hub-2 is used to handle all connections to the
 388 IPMC/DCS network. Operation with only a Hub-1 in the shelf is possible but does not
 389 provide a Base Interface Ethernet connection to the IPMCs in the Node slots. In this
 390 situation the Node slot IPMCs can use their IPMB connection to the Shelf Manager and pass
 391 monitoring data to the DCS network.

392 The Ethernet interfaces are described at the level of the Hub board is illustrated in **Figure 10**,
 393 which can be found in the section describing the Hub PCB layout (**Section 7**).

Hub-Module Ethernet Switch Connections



394

395

Figure 7: Illustration of FEX-Hub Ethernet network connections.

396 5.4 Hub Interfaces to FEX Modules

397 This subsection summarizes the Hub electrical interfaces to the FEX modules. A more
 398 complete specification of the connector/pin assignments is illustrated in **Section 0**. Please
 399 refer to that section for more details.

400 5.4.1 Interface with Hub-1

401 Hub-1 resides in logical slot 1 and hosts the TTC-FMC mezzanine. It thus distributes the
 402 TTC clock and control data signals. Hub-1 also hosts the slow control IPbus network.

403 5.4.1.1 Base Interface

404 The 2 ports of Base Channel 1 (4 pairs of differential signals) of the base interface are used to
 405 provide a Gigabit Ethernet connection to be used by the FEX module for its IPbus port.

406 The usage of the ports on this channel follows the ATCA PICMG 3.0 specification for
 407 1000BASE-T Ethernet.

408 5.4.1.2 Fabric Interface

409 The ports of the Fabric Interface Channel 1 are not used according to the ATCA convention
 410 and notation.

411 The 4 ports of Fabric Channel 1 (8 pairs of differential signals) are defined by ATCA as 4
412 transmitting and 4 receiving pairs.

413 Hub-1 is instead transmitting on only 2 of these pairs and receiving readout data from the
414 FEX on the other 6 pairs

415 *5.4.1.3 Hub-1 Module signals as Seen from a FEX Module*

416 The FEX modules receive the LHC clock on the receive signal pair of Fabric Interface
417 Channel 1 port 0. (Note: this clock is provided by the TTC FMC mezzanine on Hub-1). This
418 signal is meant to be received as a logic clock and not as data stream. It is not driven by an
419 FPGA MGT Transceiver on the HUB and is not meant to be received by an MGT on a FEX.

420 The FEX modules receive the combined TTC and ROD control data stream on the receive
421 signal pair of Fabric Interface Channel 1 port 1. Note: the TTC control information is
422 provided by the TTC FMC mezzanine on Hub-1. The two RODs on Hub-1 and Hub-2 may
423 need to also send control information to the FEXs. This optional ROD control is merged
424 with the TTC control data stream according to a format to be determined.

425 The FEX modules send their primary readout data streams 0-3 destined to the ROD on Hub-1
426 on the transmit signal pair of Fabric Interface Channel 1 port 0-3. The FEX module is
427 SENDING its secondary readout data streams 4-5 destined to the ROD on Hub-1 on the
428 RECEIVE signal pair of Fabric Interface Channel 1 port 2-3 which means it is using these
429 two ports in the opposite direction from their conventional usage and ATCA naming.

430 **5.4.2 Interface with Hub-2**

431 Hub-2 resides in logical slot 2 and hosts the IPMC network. It does not host a TTC-FMC
432 mezzanine.

433 *5.4.2.1 Base Interface*

434 The 2 ports of Base Channel 2 (4 pairs of differential signals) of the base interface are used to
435 provide a Gigabit Ethernet connection to be used by the FEX module for its IPMC.

436 The usage of the ports on this channel follows the ATCA PICMG 3.0 specification for
437 1000BASE-T Ethernet.

438 *5.4.2.2 Fabric Interface*

439 The ports of Fabric Interface channel 2 are not used according to the ATCA convention and
440 notation.

441 The 4 ports of Fabric Channel 2 (8 pairs of differential signal) are defined by ATCA as 4
442 transmitting and 4 receiving pairs.

443 Hub-2 is instead transmitting nothing on 2 of these pairs and receiving readout data from the
444 FEX on the other 6 pairs.

445 5.4.2.3 *Hub-2 Module Signals as Seen from a FEX Module*

446 The receive signal pair of Fabric Interface Channel 2 port 0 is unused on FEX modules. The receive
447 signal pair of Fabric Interface Channel 2 port 1 is also unused on FEX modules.

448 The FEX modules send their primary readout data streams 0-3 destined to the ROD on Hub-2 on the
449 transmit signal pair of Fabric Interface Channel 2 port 0-3.

450 The FEX module is SENDING its secondary readout data streams 4-5 destined to the ROD on Hub-2
451 on the RECEIVE signal pair of Fabric Interface Channel 2 port 2-33 which means it is using these
452 two ports in the opposite direction from their conventional usage and ATCA naming.

453 **5.5 Hub Interface to its ROD Mezzanine**

454 Two 400 pin MEG Array connectors interface the ROD Mezzanine to the FEX-Hub. This
455 section identifies the signals carried through these connectors. The pin allocation on these
456 two connectors is still a work in progress.

457 Note: there are a maximum of 80 MultiGigabitTransceiver (MGT) Transmitter ports and 80
458 MGT Receiver ports available on the Virtex-7 devices being used on the ROD and on the
459 Hub itself.

460 **5.5.1 MGT Differential Inputs to ROD from Hub**

461 These differential signals are connected to MGT Receiver on the ROD FPGA.

- 462 • 12x6 = 72 serial streams of Readout Data from the FEX modules
- 463 • 2x serial streams of Readout Data from the local HUB FPGA
- 464 • 2x serial streams of Readout Data from the other HUB FPGA
- 465 • 1x serial stream of combined TTC and ROD control data stream

466 **5.5.2 MGT Differential Outputs from ROD to Hub**

- 467 • 1x serial stream of ROD Readout Control information

468 This signal needs to be merged with the TTC control data stream by the HUB FPGA. A copy
469 of *this* combined TTC and ROD control data stream is sent to the ROD, cf. Previous section.

470 **5.5.3 Other signals between ROD and Hub**

- 471 • LHC Clock
 - 472 ○ 1x Differential signal pair
- 473 • Geographic Address
 - 474 ○ 8x signals coming from the HUB FPGA

- 475 ○ The HUB FPGA determines this System Geographic Address by combining
476 the J10 Hardware Address pins with the Shelf Address retrieved from the
477 Shelf Manager by the IPMC.

- 478 ○ The crate and slot addressing scheme for this 8-bit address needs to be
479 defined.

- 480 • IPbus port
 - 481 ○ 4x Bi-directional Signal Pairs forming a 1000BASE-T Gigabit Ethernet
482 connection.

- 483 • Sensor I2C Bi-directional Bus
 - 484 ○ 2x I2C Signals (Clock and Data) connected to the IPMC

- 485 • JTAG access
 - 486 ○ 4x JTAG Signals

- 487 • Power Supply Connections
 - 488 ○ +12V bulk power is made available to the ROD
 - 489 ○ The number of power and ground pins required is still being studied.

- 490 • Power Control signals
 - 491 ○ 2x Power Control Signals to the ROD
 - 492 ○ 2x Power Status Signals from the ROD

Hub->ROD: Dual MEG Array 400: Proposed pin usage

Last Updated: 16-Sep-2014

SUBJECT TO CHANGE

Col:	A	B	C	D	E	F	G	H	I	J
Row										
1	T	G	T	V	V	V	V	V	S	S
2	G	+	G	V	V	V	V	V	S	S
3	G	-	G	T	G	T	S	S	S	S
4	T	G	+	G	+	G	S	S	S	S
5	T	G	-	G	-	G	S	S	S	S
6	G	+	G	+	G	T	S	S	S	S
7	G	-	G	-	G	T	S	S	S	S
8	T	G	+	G	+	G	S	S	S	S
9	T	G	-	G	-	G	S	S	S	S
10	G	+	G	+	G	T	S	S	S	S
11	G	-	G	-	G	T	S	S	S	S
12	T	G	+	G	+	G	S	S	S	S
13	T	G	-	G	-	G	S	S	S	S
14	G	+	G	+	G	T	S	S	S	S
15	G	-	G	-	G	T	S	S	S	S
16	T	G	+	G	+	G	S	S	S	S
17	T	G	-	G	-	G	S	S	S	S
18	G	+	G	+	G	T	S	S	S	S
19	G	-	G	-	G	T	S	S	S	S
20	T	G	+	G	+	G	S	S	S	S
21	T	G	-	G	-	G	S	S	S	S
22	G	+	G	+	G	T	S	S	S	S
23	G	-	G	-	G	T	S	S	S	S
24	T	G	+	G	+	G	S	S	S	S
25	T	G	-	G	-	G	S	S	S	S
26	G	+	G	+	G	T	S	S	S	S
27	G	-	G	-	G	T	S	S	S	S
28	T	G	+	G	+	G	S	S	S	S
29	T	G	-	G	-	G	S	S	S	S
30	G	+	G	+	G	T	S	S	S	S
31	G	-	G	-	G	T	S	S	S	S
32	T	G	+	G	+	G	S	S	S	S
33	T	G	-	G	-	G	S	S	S	S
34	G	+	G	+	G	T	S	S	S	S
35	G	-	G	-	G	T	S	S	S	S
36	T	G	+	G	+	G	S	S	S	S
37	T	G	-	G	-	G	S	S	S	S
38	G	+	G	T	G	T	S	S	S	S
39	G	-	G	V	V	V	V	V	S	S
40	T	G	T	V	V	V	V	V	S	S

Notes	
(1)	Differential Signal polarities are arbitrary: there may be a case for re-arranging them.
(2)	Terminator pins have 50Ω to Ground: not fully established if better than Grounds
(3)	The Signal pins are available for the other ROD-Hub signals
(4)	Pins rated at 0.45 A/pin, so 20 OK for 9A: i.e. 108 W at 12V. All 12V on one connector?
(5)	Mate/Un-Mate forces for 400 pins are 140/80N
(6)	Only have to route Differential Pairs 4 columns back: simpler, less layers?

Signal Pairs	0	10	9	8	9	0	0	0	0	0
Grounds	20	20	20	18	18	18	0	0	0	0
Terminators	20	0	2	2	0	18	0	0	0	0
12V Power	0	0	0	4	4	4	4	4	0	0
Other Signals	0	0	0	0	0	0	36	36	40	40

Total Pins	
for Signal Pairs	72
Grounds	114
Terminators	42
12V Power	20
Other Signals	152
Total Totals	400

493

494 **Figure 8:** Preliminary pin assignments for the Dual MEG Array connector used for the Hub-
495 to-ROD interface.

496 **5.6 Hub Interfaces to Second Hub Modules**

497 **5.6.1 Base Interface**

498 The Base Channel 1 is reserved for the Shelf Manager Controller and is unused.

499 The Base Channel 2 port (4 pairs of differential signals) is not currently allocated.

500 **5.6.2 Fabric Interface**

501 The Fabric Interface channel 1 is used according to the ATCA convention and notation with
502 one caveat for Hub-2: Hub-2 is transmitting nothing on 2 of its transmitter pairs.

503 **5.6.3 Hub-2 usage of the Fabric Interface connection to Hub-1**

504 Hub-2 is receiving the LHC clock on the receiving signal pair of Fabric Interface Channel 1
505 port 0.

506 Hub-2 is receiving the combined TTC and ROD control data stream on the receiving signal
507 pair of Fabric Interface Channel 1 port 1.

508 Hub-2 is sending on the transmitting signal pair of Fabric Interface Channel 1 port 0-1 its
509 readout data streams 1-2 destined to the ROD on Hub-1.

510 **5.6.3.1 Hub-1 usage of the Fabric Interface connection to Hub-2**

511 The receiving signal pair of Fabric Interface Channel 1 port 0 is unused on Hub-1.

512 Hub-1 is receiving on the receive signal pair of Fabric Interface Channel 1 port 1 the ROD
513 Readout control information from the ROD on Hub-2.

514 Hub-1 is sending on the transmit signal pair of Fabric Interface Channel 1 port 0-1 its readout
515 data streams 1-2 destined to the ROD on Hub-2.

516 **5.6.4 Update Channel Interface**

517 The 5 ports of the Update Channel (10 pairs of differential signal) are defined by ATCA as 5
518 transmitting and 5 receiving pairs. The first 4 ports of the Update Channel Interface are not
519 used according to this ATCA convention and notation. The 5th port of the Update Channel
520 Interface is not currently allocated.

521 The 4 Transmit pairs of Update Channel port 0-4 form one Gigabit Ethernet link and are
522 connected to a Switch port of the local Hub. The 4 Receive pairs of Update Channel port 0-4
523 form another Gigabit Ethernet link and are connected to the Hub FPGA on the local Hub.

524 Note: the exact pin assignment of each port to the four 1000BASE-T signal pairs will be
525 specified later while this assignment is internal to Hub operation only (no other L1Calo
526 modules are affected).

527 This Hub-to-Hub connection allows the Hub FPGA on Hub-2 to connect to the IPbus
528 Network serviced by the Ethernet switch on Hub-1.

529 The Hub FPGA on Hub-1 is directly connected to the IPbus Network switch on Hub-1 and
530 can simply ignore this additional Ethernet port that would connect it to the IPMC Network
531 serviced by the Ethernet switch on Hub-2.

532 **6 Hub Implementation Details**

533 This section describes the details of how the FEX-Hub functionality is planned to be
534 implemented for the prototype Hub module.

535 **6.1 Physical Layout**

536 The FEX-Hub module is implemented as a standard size 6 HP ATCA card.

537 The Hub holds the ROD mezzanine card. The ROD is located near the top edge of the Hub
538 and is expected to run from the Hub's front panel edge for 220 mm towards the Hub's
539 backplane edge. In the direction along the front panel the ROD is expected to run for 100
540 mm.

541 The Hub and ROD are electrically connected by two 400 pin Meg-Array connectors. A short
542 4mm stack height is used so that the Hub and ROD PCBs are quite close to each other. The
543 component sides of the Hub and ROD both face in the same direction. The intent is to keep
544 the path of the high speed differential signals from the Hub to the ROD as short as possible
545 and to give the maximum available height for the MiniPODs and other components on the
546 ROD.

547 The Hub and ROD are mechanically connected to each other using standoffs. The Hub holds
548 the fiber-optic pig-tail cables and connectors that run from Zone 3 on the Hub to the
549 MiniPOD devices on the ROD.

550 In its middle near the front edge the Hub module holds a TTC-FMC card. As its name
551 suggests the TTC-FMC is electrically connected to the Hub via a 400 pin FMC connector.
552 Four standoffs are used to mechanically mount the TTC-FMC onto the Hub. The TTC-FMC
553 has a high standoff and most of its components are between the Hub and TTC-FMC PCBs.
554 The FEX-Hub has penetrations through its front panel for the TTC-FMC's LEMO, optical,
555 and LED devices.

556 Other Hub front panel penetrations include those for the ATCA required LEDs, for the four
557 front panel Ethernet connections, and any that are required for the ROD Mezzanine Card.

558 The Hub includes heat sinks for its Virtex-7 FPGA, for its Ethernet switch components, and
559 for its MiniPOD. Along its backplane edge the FEX-Hub uses a full complement of
560 connectors J20 through J24 and P10.

561 **6.2 Readout Signal Distribution**

562 The FEX-Hub receives readout data on 6 channels of the Fabric Interface from each of the 12
563 node slots in the shelf. This is 72 channels of high-speed readout data from the FEX node
564 slots. In addition the Virtex-7 FPGA on the other FEX-Hub provides 2 Fabric Interface
565 channels of readout data. This makes a total of 74 channels of readout data from other slots
566 in the shelf. The FPGA on the FEX-Hub holding the ROD also provides 2 GTH channels of
567 readout data. Thus a total of 76 GTH receivers on the ROD are required to field the readout
568 data from all sources in the shelf.

569 The readout data from other slots in the shelf is received by the Hub with On-Semi 2-way
570 fan-out chips that have built-in termination. The exact chip used will depend on the final
571 decision about the data rate of these readout signals.

572 One output from these fan-out chips runs to 74 GTH transceivers inputs on the FEX-Hub's
573 Virtex-7 FPGA. The other output from these fan-out chips is routed through the 2 Meg-
574 Array connectors to the ROD mezzanine card.

575 The pinout of the Meg-Array connectors to the ROD has been designed to provide optimum
576 signal fidelity for these high-speed differential signals. The intent is to provide a clean,
577 uniform, and short route for the traces on the ROD that connect the Meg-Array pins to its
578 GTH transceiver inputs. On the ROD the Meg-Array connectors are located adjacent to the
579 edges of its Virtex-7 FPGA that hold the GTH transceivers.

580 In the FEX-Hub module design we are not providing a predetermined mapping of backplane
581 Fabric interface channels to Meg-Array differential pin pairs going to the ROD. Rather this
582 mapping will be determined during Hub PCB layout. Whatever mapping provides the
583 cleanest layout of these high speed differential traces on the FEX-Hub will be used. The only
584 (and presumably weak) constraint that this mapping will follow is that all 6 Fabric Interface
585 channels from a given node slot will be routed to only 2 GTH Quads on the ROD's Virtex-7
586 device and to only 2 GTH Quads on the Hub's Virtex-7 device. The intent of this constraint
587 is to allow an effective power down of unused GTH Quads. Note that for this layout
588 technique to work the Hub PCB design must be aware of the Meg-Array to GTH connections
589 on the ROD.

590 In addition the direct and complement sides of these high speed differential signals will not
591 be conserved during the Hub PCB trace layout. Whatever arrangement of the direct and
592 complement sides of a given differential signal provides the cleanest layout will be used.
593 Differential traces from the backplane connectors to the fan-out chips, and from the fan-out
594 chips to the Meg-Array connectors, and from the fan-out chips to the Hub's GTH transceiver
595 inputs will all be length matched. After PCB routing a final overall document will be
596 prepared that lists which Virtex-7 GTH Quad and transceiver a given backplane Fabric
597 Interface channel is actually connected to and whether or not the overall routing on the Hub
598 and on the ROD has resulted in an inversion of the signal.

599 **6.3 TTC Clock and TTC Data Stream Distribution**

600 The FEX-Hub uses a TTC-FMC mezzanine card to receive the composite TTC signal. The
601 TTC-FMC card extracts the LHC locked clock and the TTC "Data Stream" and passes them
602 to the FEX-Hub.

603 The FEX-Hub distributes the TTC Clock and the TCC Data Stream to 15 different objects that use
604 these signals. The objects that use these TTC signals are: 12 ATCA Node Slots, the ROD mezzanine
605 card on this Hub, this Hub's own Virtex FPGA, and finally distribution of these TTC signals to the
606 other Hub module.

607 Distribution of the TTC Clock by the Hub is purely by fan-out. Note that the TTC-FMC can provide
608 a clock signal even when it is not receiving a composite TTC input signal.

609 Distribution of the TTC Data Stream by the Hub is more complicated. As shown in the TTC
610 Distribution drawing the TTC Data Stream is mixed with the "back data" coming from both the ROD
611 on Hub-1 and the ROD on Hub-2. A small part of the logic available in the Hub-1 Virtex FPGA is
612 used to combine these 3 data streams.

613 Fabric Interface Channels are used to carry the TTC Clock and the combined Data Stream from Hub-
614 1 to the Node Slots and from Hub-1 to Hub-2. When the Hubs are used this way all Node slots
615 receive both their TTC Clock and the combined Data Stream from the Fabric Interface channels to
616 Hub-1. Note that the PCB traces on both Hubs are the same so that distribution of TTC Data
617 combined with back data from the ROD on Hub-1 on one set of Fabric channels while separately
618 distributing TTC Data combined with back data from the ROD on Hub-2 on another set of Fabric
619 channels is possible.

620 We assume that extraction of the information that a given object requires from the combined TTC
621 plus ROD Data Stream will be performed by FPGA firmware in that object. Further we assume that
622 all objects will receive the combined Data Stream using a Virtex-7 GTH Transceiver.

623 As noted the Hub module that holds the TTC-FMC will distribute the TTC Clock and combined Data
624 Stream signals to the other Hub. This connection is necessary to supply these signals to the ROD and
625 Virtex-7 FPGA on the other Hub. The physical path to carry these signals from the Hub with the
626 TTC-FMC to the Hub without this mezzanine is a pair of Fabric Interface channels that run between
627 the Hubs.

628 Note that only the Fabric Interface channels from the Hub that carries the TTC-FMC mezzanine card
629 are actually active. The TTC Fabric Interface channels from the Hub module without the TTC-FMC
630 (Hub-2) are tied Low by that Hub.

631 **6.4 Base Interface Switch**

632 Each FEX-Hub provides a 10/100/1000 Base-T Ethernet switch with 19 ports that are
633 connected to the following:

634 1 connection to the front panel i.e. the "up-link";

635 1 connection to the ROD (or IPMC) on this Hub;

- 636 1 connection to the ROD (or IPMC) on the other Hub;
- 637 1 connection to this Hub's Virtex FPGA;
- 638 1 connection to the other Hub's Virtex FPGA;
- 639 1 connection to the Shelf Manager;
- 640 1 spare front panel connection;
- 641 12 connections to the "Node" boards in this crate.

642 This Hub switch is implemented using 3 Broadcom BCM53118 devices. These 8 port
643 switches include the PHY interface to the BASE-T network connections. Besides providing
644 the advantage of build in PHY interface the BCM53118 can be operated as either a simple
645 unmanaged switch or if managed it can provide advanced switch features. The intent is to
646 provide a prototype Hub switch that is easy for everyone to use but that has advanced features
647 available via remote management if needed.

648 The prototype Hub module has 6 RJ45 Ethernet connectors on its front panel: 4 connectors to
649 its switch, one to the Hub ROD and one to the Hub IPMC. The 4 switch connections are
650 normally used for: the up-link to the external network, two ports for connections to either
651 both Hub RODs or both Hub IPMCs (depending on whether this is Hub-1 or Hub-2), and a
652 spare front panel Ethernet connection.

653 The point of having these connections accessible via front panel RJ45 connectors is to make
654 the prototype Hub easy to uses in various test setups where either one or two Hubs may be
655 used. The RJ45 connections to the Hub also allow the switch to be tested without any other
656 ATCA cards in the system.

657 **6.5 Power Supplies**

658 The FEX-Hub module's power supply system is rather complicated because of the large
659 number of different voltage loads on the card. The power supply system on the FEX-Hub is
660 divided into a number of logical and physical blocks.

661 The features in the power entry block on the Hub are defined by the requirements of the
662 ATCA specification. These features include the dual -48V input buses, filtering, holdup, and
663 pre-charge. The power entry block provides isolated power to the Hub's IPMC module and it
664 sends monitoring information to the IPMC. The IPMC provides control signals to the power
665 entry block to tell it when it is OK to power up the FEX-Hub loads.

666 The bulk isolated power source on the FEX-Hub is an isolated +12 Volt supply. This block
667 provides the bulk +12 Volts to all of the DC/DC converters that that supply the Hub's loads
668 and it provides bulk +12 Volt to the ROD which has its own DC/DC converters. Both the
669 power entry block and the isolated +12 Volt block are stock commercial modules. We have
670 investigated modules up to the 350 Watt power level.

671 Power for the loads on the Hub are provided by a number of commercial non-isolated DC/DC
 672 bulk converters. These DC/DC converters include those for the Hub's Virtex-7 FPGA loads:
 673 core, aux, vco, gthavcc, gthavtt, gthaux and those for other bulk supply loads on the FEX-
 674 Hub including the TTC-FMC loads.

675 Monitoring of the Hub power supplies for both voltage and current is provided over the
 676 Sensor I2C bus to the IPMC and thus to the DCS system. In addition to this all supplies are
 677 monitored by a Hi/Low power supply supervisor to provide a 1 bit overall status of the Hub's
 678 power system.

679 **6.6 Hub FPGA**

680 The main Hub FPGA will be a large Xilinx Virtex-7 device, such as an XC7VX550T. This
 681 offers large logic resources and Block RAM, and adequate fast Multi Gigabit transceivers. In
 682 fact it is the number of receivers that is critical: input data from the FEXs and the second Hub
 683 module requires 74 inputs. A few more inputs are needed for Ethernet and TTC signals. The
 684 XC7VX550T is the smallest device with sufficient transceivers (80 GTH's). The
 685 XC7VX690T is pin compatible, and offers a modest increase in Logic and Block RAM, as
 686 shown in [Table 1](#).

687

Device	Package	GTH RX/TX	GPIO	Logic Cells	Block RAM (Kb)
XC7VX550T	FFG1927	80	600	554,240	42,480
XC7VX690T	FFG1927	80	600	693,120	52,920

688

Table 1: Candidate Virtex-7 Devices

689 **6.7 The IPM Controller**

690 For the purposes of monitoring and controlling the power, cooling and interconnections of a
 691 module, the ATCA specification defines a low-level hardware management service based on
 692 the Intelligent Platform Management Interface standard (IPMI). The Intelligent Platform
 693 Management (IPM) Controller is that portion of a module (in this case, the FEX-Hub) that
 694 provides the local interface to the shelf manager via the IPMI bus. It is responsible for
 695 the following functions:

- 696 • interfacing to the shelf manager via dual, redundant Intelligent Platform Management
 697 Buses (IPMBs); it receives messages on all enabled IPMBs and alternates transmissions
 698 on all enabled IPMBs;
- 699 • negotiating the Hub power budget with the shelf manager and powering the Payload
 700 hardware only once this is completed;

- 701 • managing the operational state of the Hub, handling activations and deactivations, hot-
702 swap events and failure modes;
- 703 • implementing electronic keying, enabling only those backplane interconnects that are
704 compatible with other modules in shelf, as directed by shelf manager;
- 705 • providing to the Shelf Manager hardware information, such as the module serial number
706 and the capabilities of each port on backplane;
- 707 • collecting, via an I2C bus, data on voltages and temperatures from sensors on the Hub,
708 and sending these data, via IPBus, to the main Hub FPGA;
- 709 • driving the BLUE LED, LED1, LED2 and LED3.

710 The Hub uses the IPMC mezzanine produced by LAPP as the IPM Controller [1.11] . The
711 form factor of this mezzanine is DDR3 VLP Mini-DIMM.

712 **7 Hub PCB Layout**

713 **Figure 9** illustrates a hypothetical layout of the main components on the FEX-Hub. **Figure**
714 **10** and **Figure 11** illustrate the core Ethernet and high-speed data distribution on the Hub
715 module, respectively. The remainder of this section describes the PCB layout of the Hub
716 module.

717 The location of the major components was selected to make the PCB trace layout as clean as
718 possible, e.g. the power entry module is located next to the P10 connector. Special attention
719 is needed for the many high-speed differential readout signals that flow onto the Hub from
720 the Fabric Interface. These are the highest speed long trace length signals in the system.

721 These readout signals arrive on the Hub via the J20 through J23 backplane connectors. Short
722 differential traces carry these signals to the 2-way fan-out chips that are located next to these
723 connectors. To help maintain signal fidelity, these fan-out chips include internal terminators.

724 From these 2-way fan-out chips the readout data flows through relatively short traces to the
725 Hub FPGA's GTH receivers. The Hub's FPGA is located and oriented to allow best access to
726 its GTH inputs.

727 From the fan-out the readout data also flows through longer traces to the Meg-Array
728 connectors that lead to the ROD mezzanine card. Much of this trace run is in the section
729 of the Hub PCB that is covered by the close fitting ROD mezzanine. No other substantial
730 components can be located in this section of the Hub PCB but this space can be used
731 to provide clean routes for these high-speed signals.


732 Once on the ROD these signals have short clean routes to the ROD's GTH receivers. As
733 described in **Section 6.2** the routes for the high speed readout signals will not implement a
734 predetermined channel mapping or preserve signal polarity but rather will be designed for
735 optimum signal fidelity.

736

737 The Hub includes a significant number of other high and moderate speed differential signals.
738 These include the 1000 Base-T Ethernet, the local GTH signals between this Hub's FPGA
739 and ROD, and the TTC clock and data stream distribution. The components involved with
740 these signals have been located to provide a clean layout of the PCB traces that carry them.

741 Additional concerns in the Hub PCB layout include the distribution of the many power
742 supply rails and dissipation of the heat generated by the Hub and its associated ROD
743 mezzanine. The power distribution is made slightly easier because most of the loads are on
744 the bottom half of the card where the DC/DC converters are also located. Where it is useful
745 remote feedback to these converters is used.


746 Custom heat sinks are required for the Hub's Virtex-7 FPGA, MiniPOD, and the Ethernet
747 Switch chips. The highest heat load will potentially come from the FPGA and will depend
748 on how this FPGA is used. The MiniPOD dissipates a modest 2 Watts and the Ethernet
749 Switch 12 Watts. The Hub heat sinks need to be designed in consultation with the ROD
750 engineers and avoid air-flow shadowing of the ROD.




751

752

Figure 9: Illustration of the preliminary Hub PCB layout of major components.



754 **Figure 10:** Board-level illustration of the Hub's Gigabit Ethernet connections.



L1Calo HUB Module ROD Readout path including HUB Data

755

756

Figure 11: Board-level illustration of the high-speed data interfaces for the Hub.

757 8 Front-Panel Layout

758 The FEX-Hub includes an extruded aluminum ATCA front panel with an EMC gasket. The
 759 front panel insertion extraction handles actuate a PCB mounted micro-switch
 760 for the hot-swap function.

761 Penetrations through the front panel include those for the standard ATCA LEDs, those for the
 762 RJ45 Ethernet connections, those for the TTC-FMC's optical and electrical connections,
 763 and any that are required for the ROD mezzanine card.

764 9 Testing and Commissioning

765 The testing and commissioning of the FEX-Hub module will be performed in two modes: (1)
 766 together with a second Hub module to test core Hub functionality, (2) together with FEX and
 767 ROD modules to test integrated FEX system functionality.

768 To facilitate the requirement of Hub-to-Hub testing, the Hub module should:

- 769 • allow testing and validation of the DCS and control networks via direct connections to
770 a second Hub module;
- 771 • allow testing and validation of the DCS and control networks via front-panel
772 connections to external computers, allowing thorough scanning of all IPbus targets;
- 773 • allow the sending and receiving of high-speed signals from one Hub to another,
774 providing a path to study Fabric Interface bandwidth limitations;
- 775 • allow testing and validation of the fanout of clock and TTC control data information
776 over the Fabric Interface.

777 To facilitate the requirement of FEX-Hub-ROD testing, the Hub module should:

- 778 • provide Fabric Interface connections to the ROD with no Hub configuration required;
- 779 • provide network switching functions with no Hub configuration required;
- 780 • function as a single module without a second Hub module in the ATCA shelf.

781 **10 Planned Hub Module Production Yields**

782 The construction of FEX-Hub modules will occur in two phases, prototype and production.
783 The prototype Hub modules should be fabricated and commissioned to coincide with L1Calo
784 integration tests held in Aug-Sept 2015. A total of ten prototype modules will be produced,
785 with delivery anticipated as:

- 786 • Two prototype modules for function testing at MSU;
- 787 • Two prototype modules for an integration test rig at CERN;
- 788 • One prototype module each for Rutherford, Brookhaven and Birmingham, for e/gFEX
789 and ROD testing;
- 790 • Three spare prototype Hub modules.

791 *The testing and commissioning aspects of the jFEX modules that require a Hub module*
792 *are anticipated to be performed at CERN.* A total of twenty-one production Hub modules
793 will be produced by January 2018, with delivery anticipated as:

- 794 • Eight production modules to support the L1Calo system eFEX, jFEX and gFEX
795 shelves at CERN (note, there are two eFEX shelves);
- 796 • Four spare production modules at CERN, dedicated for the L1Calo FEX system;
- 797 • Two production modules for function testing at MSU;
- 798 • Two production modules the CERN test rig;

- 799 • One production module each for Rutherford, Brookhaven and Birmingham, for
800 e/gFEX and ROD testing;
- 801 • Two spare production modules to be used as needed.

802 **11 Programming Model**

803 The Programming model is preliminary, and is expected to change significantly during
804 detailed design.

805 **11.1 Guidelines**

806 The slow-control interface of the FEX-Hub obeys the following rules.

- 807 • The system controller can read all registers; there are no ‘write only’ registers.
- 808 • Three types of register are defined: Status Registers, Control Registers and Pulse
809 Registers.
- 810 • All Status Registers are read-only registers. Their contents can be modified only by
811 the Hub hardware.
- 812 • All Control Registers are read/write registers. Their contents can be modified only by
813 system controller. Reading a Control Register returns the last value written to that
814 register.
- 815 • All Pulse Registers are read/write registers. Writing to them generates a pulse for
816 those bits asserted. Reading them returns all bits as zero.
- 817 • Attempts to write to read-only registers, or undefined portions of registers, result in
818 the non-modifiable fields being left unchanged.
- 819 • If the computer reads a register (e.g. a counter) which the Hub is modifying, a well-
820 defined value is returned.
- 821 • The power-up condition of all registers bits is zero, unless otherwise stated.

822 **11.2 Register Map & Descriptions**

823 This section is a placeholder, to be completed during the design process.

824 **12 Special Notes**

- 825 • The FEX-Hub module is not providing Fabric or Base Interface connections to the 2 slots
826 that do not exist in 14-slot shelves, i.e. shelves with 2 Hub slots and only 12 Node slots.
- 827 • As shown the FEX-Hub's Base Interface switch provides a connection to only one Shelf
828 Manager.

829 **13 Glossary**

ATCA	Advanced Telecommunications Computing Architecture (industry standard).
BC	Bunch Crossing: the period of bunch crossings in the LHC and of the clock provided to ATLAS by the TTC, 24.95 ns.
BCMUX	Bunch-crossing multiplexing: used at the input to the CPM, JEM (from Phase I) and eFEX, this is a method of time-multiplexing calorimeter data, doubling the number of trigger towers per serial link.
CMX	Common Merger Extended Module.
CP	Cluster Processor: the L1Calo subsystem comprising the CPMs.
CPM	Cluster Processor Module.
CTP	Central Trigger Processor
DAQ	Data Acquisition
DCS	Detector Control System: the ATLAS system that monitors and controls physical parameters of the sub-systems of the experiment, such as gas pressure, flow-rate, high voltage settings, low-voltage power supplies, temperatures, leakage currents, etc.
ECAL	The electromagnetic calorimeters of ATLAS, considered as a single system.
ECR	Event Counter Reset signal from the TTC, used to initiate clearing of ROD memories
eFEX	Electron Feature Extractor.
FEX	Feature Extractor, referring to either an eFEX or jFEX module or subsystem.
FIFO	A first-in, first-out memory buffer.
FPGA	Field-Programmable Gate Array.
HCAL	The hadronic calorimeters of ATLAS, considered as a single system.
IPbus	An IP-based protocol implementing register-level access over Ethernet for module control and monitoring.
IPMB	Intelligent Platform Management Bus: a standard protocol used in ATCA shelves to implement the lowest-level hardware management bus.
IPM Controller	Intelligent Platform Management Controller: in ATCA systems, that portion of a module (or other intelligent component of the system) that interfaces to the IPMB.
IPMI	Intelligent Platform Management Interface: a specification and mechanism for providing inventory management, monitoring, logging, and control for elements of a computer system. A component of, but not exclusive to, the ATCA standard.
JEM	Jet-Energy Module.
JEP	Jet-Energy Processor: the L1Calo subsystem comprising the JEMs.
jFEX	Jet Feature Extractor.
JTAG	A technique, defined by IEEE 1149.1, for transferring data to/from a device

using a serial line that connects all relevant registers sequentially. JTAG stands for Joint Technology Assessment Group.

L0A	In Run 4, the Level-0 trigger accept signal.
L0Calo	In Run 4, the ATLAS Level-0 Calorimeter Trigger.
L1A	The Level-1 trigger accept signal.
L1Calo	The ATLAS Level-1 Calorimeter Trigger.
LHC	Large Hadron Collider.
MGT	As defined by Xilinx, this acronym stands for Multi-Gigabit Transceiver. However, it should be noted that it denotes a multi-gigabit transmitter–receiver pair.
Minipod	An embedded, 12-channel optical transmitter or receiver.
MPO	Multi-fibre Push-On/Pull-Off: a connector for mating two optical fibres.
PMA	Physical Media Attachment: a sub-layer of the physical layer of a network protocol.
ROD	Readout Driver.
RoI	Region of Interest: a geographical region of the experiment, limited in η and ϕ , identified by the Level-1 trigger (during Run 3) as containing candidates for Level-2 trigger objects requiring further information. In Run 4, RoIs are used in the same between the Level-0 and Level-1 triggers.
Shelf	A crate of ATCA modules.
SMA	Sub-Miniature version A: a small, coaxial RF connector.
Supercell	LAr calorimeter region formed by combining E_T from a number of cells adjacent in η and ϕ .
TOB	Trigger Object. A Compact data structure describing a trigger feature detected by a FEX module.
TTC	The LHC Timing, Trigger and Control system.
XTOB	Extended Trigger Object. A data packet passed to the readout path, contained more information about a TOB than can be accommodated on the real-time path.

830

831 14 Document Revision History

Version	Date	Comments
0.01	16-09-14	Preliminary Draft
0.02	19-09-14	Language & grammar edits.

832

833

834 **15 Appendix 1: Backplane Connector/Pin Tables**

835 This Appendix enumerates the connector and pin connections intended for the Hub-FEX and
 836 Hub-Hub backplane links in the Fabric Interface, Base Interface and Update Interface.

837 In the convention presented here, the FEX numbering below presumes that the module called
 838 “FEX 01” is located in Logical Slot 3, FEX 02 in Slot 4,... and FEX 12 in Slot 14.

839 **15.1 Connector and Signal Usage for a HUB Slot**

840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900

Connect Number	Row Num	Channel	Connector Pin Pairs							
			a	b	c	d	e	f	g	h
J20/P20	01	Clocks	CLK1A+ Unused	CLK1A- signal pair	CLK1B+ Unused	CLK1B- signal pair	CLK2A+ Unused	CLK2A- signal pair	CLK2B+ Unused	CLK2B- signal pair
J20/P20	02	Upd Chan & Clocks	Tx4(UP)+ Unused	Tx4(UP)- signal pair	Rx4(UP)+ Unused	Rx4(UP)- signal pair	CLK3A+ Unused	CLK3A- signal pair	CLK3B+ Unused	CLK3B- signal pair
J20/P20	03	Update Chan	Tx2(UP)+ GE Pair C HUB FPGA	Tx2(UP)- signal pair	Rx2(UP)+ GE Pair C HUB Switch	Rx2(UP)- signal pair	Tx3(UP)+ GE Pair D HUB FPGA	Tx3(UP)- signal pair	Rx3(UP)+ GE Pair D HUB Switch	Rx3(UP)- signal pair
J20/P20	04	Update Chan	Tx0(UP)+ GE Pair A HUB FPGA	Tx0(UP)- signal pair	Rx0(UP)+ GE Pair A HUB Switch	Rx0(UP)- signal pair	Tx1(UP)+ GE Pair B HUB FPGA	Tx1(UP)- signal pair	Rx1(UP)+ GE Pair B HUB Switch	Rx1(UP)- signal pair
J20/P20	05	Fabric Channel 15	Tx2[15]+ Unused	Tx2[15]- signal pair	Rx2[15]+ Unused	Rx2[15]- signal pair	Tx3[15]+ Unused	Tx3[15]- signal pair	Rx3[15]+ Unused	Rx3[15]- signal pair
J20/P20	06		Tx0[15]+ Unused	Tx0[15]- signal pair	Rx0[15]+ Unused	Rx0[15]- signal pair	Tx1[15]+ Unused	Tx1[15]- signal pair	Rx1[15]+ Unused	Rx1[15]- signal pair
J20/P20	07	Fabric Channel 14	Tx2[14]+ Unused	Tx2[14]- signal pair	Rx2[14]+ Unused	Rx2[14]- signal pair	Tx3[14]+ Unused	Tx3[14]- signal pair	Rx3[14]+ Unused	Rx3[14]- signal pair
J20/P20	08		Tx0[14]+ Unused	Tx0[14]- signal pair	Rx0[14]+ Unused	Rx0[14]- signal pair	Tx1[14]+ Unused	Tx1[14]- signal pair	Rx1[14]+ Unused	Rx1[14]- signal pair
J20/P20	09	Fabric Channel 13	Tx2[13]+ RO Str 5 from FEX 12	Tx2[13]- signal pair	Rx2[13]+ RO Str 3 from FEX 12	Rx2[13]- signal pair	Tx3[13]+ RO Str 6 from FEX 12	Tx3[13]- signal pair	Rx3[13]+ RO Str 4 from FEX 12	Rx3[13]- signal pair
J20/P20	10		Tx0[13]+ LHC Clk to FEX 12	Tx0[13]- signal pair	Rx0[13]+ RO Str 1 from FEX 12	Rx0[13]- signal pair	Tx1[13]+ TTC&ROD Ctl to FEX 12	Tx1[13]- signal pair	Rx1[13]+ RO Str 2 from FEX 12	Rx1[13]- signal pair
J21/P21	01	Fabric Channel 12	Tx2[12]+ RO Str 5 from FEX 11	Tx2[12]- signal pair	Rx2[12]+ RO Str 3 from FEX 11	Rx2[12]- signal pair	Tx3[12]+ RO Str 6 from FEX 11	Tx3[12]- signal pair	Rx3[12]+ RO Str 4 from FEX 11	Rx3[12]- signal pair
J21/P21	02		Tx0[12]+ LHC Clk to FEX 11	Tx0[12]- signal pair	Rx0[12]+ RO Str 1 from FEX 11	Rx0[12]- signal pair	Tx1[12]+ TTC&ROD Ctl to FEX 11	Tx1[12]- signal pair	Rx1[12]+ RO Str 2 from FEX 11	Rx1[12]- signal pair
J21/P21	03	Fabric Channel 11	Tx2[11]+ RO Str 5 from FEX 10	Tx2[11]- signal pair	Rx2[11]+ RO Str 3 from FEX 10	Rx2[11]- signal pair	Tx3[11]+ RO Str 6 from FEX 10	Tx3[11]- signal pair	Rx3[11]+ RO Str 4 from FEX 10	Rx3[11]- signal pair
J21/P21	04		Tx0[11]+ LHC Clk to FEX 10	Tx0[11]- signal pair	Rx0[11]+ RO Str 1 from FEX 10	Rx0[11]- signal pair	Tx1[11]+ TTC&ROD Ctl to FEX 10	Tx1[11]- signal pair	Rx1[11]+ RO Str 2 from FEX 10	Rx1[11]- signal pair
J21/P21	05	Fabric Channel 10	Tx2[10]+ RO Str 5 from FEX 09	Tx2[10]- signal pair	Rx2[10]+ RO Str 3 from FEX 09	Rx2[10]- signal pair	Tx3[10]+ RO Str 6 from FEX 09	Tx3[10]- signal pair	Rx3[10]+ RO Str 4 from FEX 09	Rx3[10]- signal pair
J21/P21	06		Tx0[10]+ LHC Clk to FEX 09	Tx0[10]- signal pair	Rx0[10]+ RO Str 1 from FEX 09	Rx0[10]- signal pair	Tx1[10]+ TTC&ROD Ctl to FEX 09	Tx1[10]- signal pair	Rx1[10]+ RO Str 2 from FEX 09	Rx1[10]- signal pair
J21/P21	07	Fabric Channel 09	Tx2[09]+ RO Str 5 from FEX 08	Tx2[09]- signal pair	Rx2[09]+ RO Str 3 from FEX 08	Rx2[09]- signal pair	Tx3[09]+ RO Str 6 from FEX 08	Tx3[09]- signal pair	Rx3[09]+ RO Str 4 from FEX 08	Rx3[09]- signal pair
J21/P21	08		Tx0[09]+ LHC Clk to FEX 08	Tx0[09]- signal pair	Rx0[09]+ RO Str 1 from FEX 08	Rx0[09]- signal pair	Tx1[09]+ TTC&ROD Ctl to FEX 08	Tx1[09]- signal pair	Rx1[09]+ RO Str 2 from FEX 08	Rx1[09]- signal pair
J21/P21	09	Fabric Channel 08	Tx2[08]+ RO Str 5 from FEX 07	Tx2[08]- signal pair	Rx2[08]+ RO Str 3 from FEX 07	Rx2[08]- signal pair	Tx3[08]+ RO Str 6 from FEX 07	Tx3[08]- signal pair	Rx3[08]+ RO Str 4 from FEX 07	Rx3[08]- signal pair
J21/P21	10		Tx0[08]+ LHC Clk to FEX 07	Tx0[08]- signal pair	Rx0[08]+ RO Str 1 from FEX 07	Rx0[08]- signal pair	Tx1[08]+ TTC&ROD Ctl to FEX 07	Tx1[08]- signal pair	Rx1[08]+ RO Str 2 from FEX 07	Rx1[08]- signal pair
P22/J22	01	Fabric Channel 07	Tx2[07]+ RO Str 5 from FEX 06	Tx2[07]- signal pair	Rx2[07]+ RO Str 3 from FEX 06	Rx2[07]- signal pair	Tx3[07]+ RO Str 6 from FEX 06	Tx3[07]- signal pair	Rx3[07]+ RO Str 4 from FEX 06	Rx3[07]- signal pair
P22/J22	02		Tx0[07]+ LHC Clk to FEX 06	Tx0[07]- signal pair	Rx0[07]+ RO Str 1 from FEX 06	Rx0[07]- signal pair	Tx1[07]+ TTC&ROD Ctl to FEX 06	Tx1[07]- signal pair	Rx1[07]+ RO Str 2 from FEX 06	Rx1[07]- signal pair
P22/J22	03	Fabric Channel 06	Tx2[06]+ RO Str 5 from FEX 05	Tx2[06]- signal pair	Rx2[06]+ RO Str 3 from FEX 05	Rx2[06]- signal pair	Tx3[06]+ RO Str 6 from FEX 05	Tx3[06]- signal pair	Rx3[06]+ RO Str 4 from FEX 05	Rx3[06]- signal pair
P22/J22	04		Tx0[06]+ LHC Clk to FEX 05	Tx0[06]- signal pair	Rx0[06]+ RO Str 1 from FEX 05	Rx0[06]- signal pair	Tx1[06]+ TTC&ROD Ctl to FEX 05	Tx1[06]- signal pair	Rx1[06]+ RO Str 2 from FEX 05	Rx1[06]- signal pair

Continued from previous page...

Connect Number	Row Num	Channel	a	b	c	Connector d	Pin Pairs e	f	g	h
P22/J22	05	Fabric Channel 05	Tx2[05]+	Tx2[05]-	Rx2[05]+	Rx2[05]-	Tx3[05]+	Tx3[05]-	Rx3[05]+	Rx3[05]-
			RO Str 5 from FEX 04	RO Str 3 from FEX 04	RO Str 6 from FEX 04	RO Str 4 from FEX 04				
P22/J22	06	Fabric Channel 05	Tx0[05]+	Tx0[05]-	Rx0[05]+	Rx0[05]-	Tx1[05]+	Tx1[05]-	Rx1[05]+	Rx1[05]-
			LHC Clk to FEX 04	RO Str 1 from FEX 04	TTC&ROD Ctl to FEX 04	RO Str 2 from FEX 04				
P22/J22	07	Fabric Channel 04	Tx2[04]+	Tx2[04]-	Rx2[04]+	Rx2[04]-	Tx3[04]+	Tx3[04]-	Rx3[04]+	Rx3[04]-
			RO Str 5 from FEX 03	RO Str 3 from FEX 03	RO Str 6 from FEX 03	RO Str 4 from FEX 03				
P22/J22	08	Fabric Channel 04	Tx0[04]+	Tx0[04]-	Rx0[04]+	Rx0[04]-	Tx1[04]+	Tx1[04]-	Rx1[04]+	Rx1[04]-
			LHC Clk to FEX 03	RO Str 1 from FEX 03	TTC&ROD Ctl to FEX 03	RO Str 2 from FEX 03				
P22/J22	09	Fabric Channel 03	Tx2[03]+	Tx2[03]-	Rx2[03]+	Rx2[03]-	Tx3[03]+	Tx3[03]-	Rx3[03]+	Rx3[03]-
			RO Str 5 from FEX 02	RO Str 3 from FEX 02	RO Str 6 from FEX 02	RO Str 4 from FEX 02				
P22/J22	10	Fabric Channel 03	Tx0[03]+	Tx0[03]-	Rx0[03]+	Rx0[03]-	Tx1[03]+	Tx1[03]-	Rx1[03]+	Rx1[03]-
			LHC Clk to FEX 02	RO Str 1 from FEX 02	TTC&ROD Ctl to FEX 02	RO Str 2 from FEX 02				
P23/J23	01	Fabric Channel 02	Tx2[02]+	Tx2[02]-	Rx2[02]+	Rx2[02]-	Tx3[02]+	Tx3[02]-	Rx3[02]+	Rx3[02]-
			RO Str 5 from FEX 01	RO Str 3 from FEX 01	RO Str 6 from FEX 01	RO Str 4 from FEX 01				
P23/J23	02	Fabric Channel 02	Tx0[02]+	Tx0[02]-	Rx0[02]+	Rx0[02]-	Tx1[02]+	Tx1[02]-	Rx1[02]+	Rx1[02]-
			LHC Clk to FEX 01	RO Str 1 from FEX 01	TTC&ROD Ctl to FEX 01	RO Str 2 from FEX 01				
P23/J23	03	Fabric Channel 01	Tx2[01]+	Tx2[01]-	Rx2[01]+	Rx2[01]-	Tx3[01]+	Tx3[01]-	Rx3[01]+	Rx3[01]-
			RO Str 1 to othHUB	RO Str 1 from othHUB	RO Str 2 to othHUB	RO Str 2 from othHUB				
P23/J23	04	Fabric Channel 01	Tx0[01]+	Tx0[01]-	Rx0[01]+	Rx0[01]-	Tx1[01]+	Tx1[01]-	Rx1[01]+	Rx1[01]-
			LHC Clk to othHUB	LHC Clk from othHUB	TTC/ROD Ctl to othHUB	TTC/ROD Ctl from othHUB				
P23/J23	05	ShMC	BI_ShMCA+	BI_ShMCA-	BI_ShMCB+	BI_ShMCB-	BI_ShMCC+	BI_ShMCC-	BI_ShMCD+	BI_ShMCD-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	
P23/J23	06	Base Chan 02	BI_DA2+	BI_DA2-	BI_DB2+	BI_DB2-	BI_DC2+	BI_DC2-	BI_DD2+	BI_DD2-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	
P23/J23	07	Base Chan 03	BI_DA3+	BI_DA3-	BI_DB3+	BI_DB3-	BI_DC3+	BI_DC3-	BI_DD3+	BI_DD3-
			GE Pair A to FEX 01		GE Pair B to FEX 01		GE Pair C to FEX 01		GE Pair D to FEX 01	
P23/J23	08	Base Chan 04	BI_DA4+	BI_DA4-	BI_DB4+	BI_DB4-	BI_DC4+	BI_DC4-	BI_DD4+	BI_DD4-
			GE Pair A to FEX 02		GE Pair B to FEX 02		GE Pair C to FEX 02		GE Pair D to FEX 02	
P23/J23	09	Base Chan 05	BI_DA5+	BI_DA5-	BI_DB5+	BI_DB5-	BI_DC5+	BI_DC5-	BI_DD5+	BI_DD5-
			GE Pair A to FEX 03		GE Pair B to FEX 03		GE Pair C to FEX 03		GE Pair D to FEX 03	
P23/J23	10	Base Chan 06	BI_DA6+	BI_DA6-	BI_DB6+	BI_DB6-	BI_DC6+	BI_DC6-	BI_DD6+	BI_DD6-
			GE Pair A to FEX 04		GE Pair B to FEX 04		GE Pair C to FEX 04		GE Pair D to FEX 04	
J24/P24	01	Base Chan 07	BI_DA7+	BI_DA7-	BI_DB7+	BI_DB7-	BI_DC7+	BI_DC7-	BI_DD7+	BI_DD7-
			GE Pair A to FEX 05		GE Pair B to FEX 05		GE Pair C to FEX 05		GE Pair D to FEX 05	
J24/P24	02	Base Chan 08	BI_DA8+	BI_DA8-	BI_DB8+	BI_DB8-	BI_DC8+	BI_DC8-	BI_DD8+	BI_DD8-
			GE Pair A to FEX 06		GE Pair B to FEX 06		GE Pair C to FEX 06		GE Pair D to FEX 06	
J24/P24	03	Base Chan 09	BI_DA9+	BI_DA9-	BI_DB9+	BI_DB9-	BI_DC9+	BI_DC9-	BI_DD9+	BI_DD9-
			GE Pair A to FEX 07		GE Pair B to FEX 07		GE Pair C to FEX 07		GE Pair D to FEX 07	
J24/P24	04	Base Chan 10	BI_DA10+	BI_DA10-	BI_DB10+	BI_DB10-	BI_DC10+	BI_DC10-	BI_DD10+	BI_DD10-
			GE Pair A to FEX 08		GE Pair B to FEX 08		GE Pair C to FEX 08		GE Pair D to FEX 08	
J24/P24	05	Base Chan 11	BI_DA11+	BI_DA11-	BI_DB11+	BI_DB11-	BI_DC11+	BI_DC11-	BI_DD11+	BI_DD11-
			GE Pair A to FEX 09		GE Pair B to FEX 09		GE Pair C to FEX 09		GE Pair D to FEX 09	
J24/P24	06	Base Chan 12	BI_DA12+	BI_DA12-	BI_DB12+	BI_DB12-	BI_DC12+	BI_DC12-	BI_DD12+	BI_DD12-
			GE Pair A to FEX 10		GE Pair B to FEX 10		GE Pair C to FEX 10		GE Pair D to FEX 10	
J24/P24	07	Base Chan 13	BI_DA13+	BI_DA13-	BI_DB13+	BI_DB13-	BI_DC13+	BI_DC13-	BI_DD13+	BI_DD13-
			GE Pair A to FEX 11		GE Pair B to FEX 11		GE Pair C to FEX 11		GE Pair D to FEX 11	
J24/P24	08	Base Chan 14	BI_DA14+	BI_DA14-	BI_DB14+	BI_DB14-	BI_DC14+	BI_DC14-	BI_DD14+	BI_DD14-
			GE Pair A to FEX 12		GE Pair B to FEX 12		GE Pair C to FEX 12		GE Pair D to FEX 12	
J24/P24	09	Base Chan 15	BI_DA15+	BI_DA15-	BI_DB15+	BI_DB15-	BI_DC15+	BI_DC15-	BI_DD15+	BI_DD15-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	
J24/P24	10	Base Chan 16	BI_DA16+	BI_DA16-	BI_DB16+	BI_DB16-	BI_DC16+	BI_DC16-	BI_DD16+	BI_DD16-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	

15.2 Connector and Signal Usage for a FEX Slot

Connect Number	Row Num	Name	a	b	c	Connector d	Pin Pairs e	f	g	h
J20/P20	01	Clocks	CLK1A+	CLK1A-	CLK1B+	CLK1B-	CLK2A+	CLK2A-	CLK2B+	CLK2B-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	
J20/P20	02	Upd Chan & Clocks	Tx4 (UP)+	Tx4 (UP)-	Rx4 (UP)+	Rx4 (UP)-	CLK3A+	CLK3A-	CLK3B+	CLK3B-
			Unused signal pair		Unused signal pair		Unused signal pair		Unused signal pair	

Continued from previous page...

Connect Number	Row Num	Name	Connector Pin Pairs							
			a	b	c	d	e	f	g	h
J20/P20	03	Update Chan	Tx2(UP)+ Unused signal pair	Tx2(UP)- Unused signal pair	Rx2(UP)+ Unused signal pair	Rx2(UP)- Unused signal pair	Tx3(UP)+ Unused signal pair	Tx3(UP)- Unused signal pair	Rx3(UP)+ Unused signal pair	Rx3(UP)- Unused signal pair
J20/P20	04	Update Chan	Tx0(UP)+ Unused signal pair	Tx0(UP)- Unused signal pair	Rx0(UP)+ Unused signal pair	Rx0(UP)- Unused signal pair	Tx1(UP)+ Unused signal pair	Tx1(UP)- Unused signal pair	Rx1(UP)+ Unused signal pair	Rx1(UP)- Unused signal pair
J20/P20	05	Fabric Channel 15	Tx2[15]+ Unused signal pair	Tx2[15]- Unused signal pair	Rx2[15]+ Unused signal pair	Rx2[15]- Unused signal pair	Tx3[15]+ Unused signal pair	Tx3[15]- Unused signal pair	Rx3[15]+ Unused signal pair	Rx3[15]- Unused signal pair
	06		Tx0[15]+ Unused signal pair	Tx0[15]- Unused signal pair	Rx0[15]+ Unused signal pair	Rx0[15]- Unused signal pair	Tx1[15]+ Unused signal pair	Tx1[15]- Unused signal pair	Rx1[15]+ Unused signal pair	Rx1[15]- Unused signal pair
J20/P20	07	Fabric Channel 14	Tx2[14]+ Unused signal pair	Tx2[14]- Unused signal pair	Rx2[14]+ Unused signal pair	Rx2[14]- Unused signal pair	Tx3[14]+ Unused signal pair	Tx3[14]- Unused signal pair	Rx3[14]+ Unused signal pair	Rx3[14]- Unused signal pair
	08		Tx0[14]+ Unused signal pair	Tx0[14]- Unused signal pair	Rx0[14]+ Unused signal pair	Rx0[14]- Unused signal pair	Tx1[14]+ Unused signal pair	Tx1[14]- Unused signal pair	Rx1[14]+ Unused signal pair	Rx1[14]- Unused signal pair
J20/P20	09	Fabric Channel 13	Tx2[13]+ Unused signal pair	Tx2[13]- Unused signal pair	Rx2[13]+ Unused signal pair	Rx2[13]- Unused signal pair	Tx3[13]+ Unused signal pair	Tx3[13]- Unused signal pair	Rx3[13]+ Unused signal pair	Rx3[13]- Unused signal pair
	10		Tx0[13]+ Unused signal pair	Tx0[13]- Unused signal pair	Rx0[13]+ Unused signal pair	Rx0[13]- Unused signal pair	Tx1[13]+ Unused signal pair	Tx1[13]- Unused signal pair	Rx1[13]+ Unused signal pair	Rx1[13]- Unused signal pair
J21/P21	01	Fabric Channel 12	Tx2[12]+ Unused signal pair	Tx2[12]- Unused signal pair	Rx2[12]+ Unused signal pair	Rx2[12]- Unused signal pair	Tx3[12]+ Unused signal pair	Tx3[12]- Unused signal pair	Rx3[12]+ Unused signal pair	Rx3[12]- Unused signal pair
	02		Tx0[12]+ Unused signal pair	Tx0[12]- Unused signal pair	Rx0[12]+ Unused signal pair	Rx0[12]- Unused signal pair	Tx1[12]+ Unused signal pair	Tx1[12]- Unused signal pair	Rx1[12]+ Unused signal pair	Rx1[12]- Unused signal pair
J21/P21	03	Fabric Channel 11	Tx2[11]+ Unused signal pair	Tx2[11]- Unused signal pair	Rx2[11]+ Unused signal pair	Rx2[11]- Unused signal pair	Tx3[11]+ Unused signal pair	Tx3[11]- Unused signal pair	Rx3[11]+ Unused signal pair	Rx3[11]- Unused signal pair
	04		Tx0[11]+ Unused signal pair	Tx0[11]- Unused signal pair	Rx0[11]+ Unused signal pair	Rx0[11]- Unused signal pair	Tx1[11]+ Unused signal pair	Tx1[11]- Unused signal pair	Rx1[11]+ Unused signal pair	Rx1[11]- Unused signal pair
J21/P21	05	Fabric Channel 10	Tx2[10]+ Unused signal pair	Tx2[10]- Unused signal pair	Rx2[10]+ Unused signal pair	Rx2[10]- Unused signal pair	Tx3[10]+ Unused signal pair	Tx3[10]- Unused signal pair	Rx3[10]+ Unused signal pair	Rx3[10]- Unused signal pair
	06		Tx0[10]+ Unused signal pair	Tx0[10]- Unused signal pair	Rx0[10]+ Unused signal pair	Rx0[10]- Unused signal pair	Tx1[10]+ Unused signal pair	Tx1[10]- Unused signal pair	Rx1[10]+ Unused signal pair	Rx1[10]- Unused signal pair
J21/P21	07	Fabric Channel 09	Tx2[09]+ Unused signal pair	Tx2[09]- Unused signal pair	Rx2[09]+ Unused signal pair	Rx2[09]- Unused signal pair	Tx3[09]+ Unused signal pair	Tx3[09]- Unused signal pair	Rx3[09]+ Unused signal pair	Rx3[09]- Unused signal pair
	08		Tx0[09]+ Unused signal pair	Tx0[09]- Unused signal pair	Rx0[09]+ Unused signal pair	Rx0[09]- Unused signal pair	Tx1[09]+ Unused signal pair	Tx1[09]- Unused signal pair	Rx1[09]+ Unused signal pair	Rx1[09]- Unused signal pair
J21/P21	09	Fabric Channel 08	Tx2[08]+ Unused signal pair	Tx2[08]- Unused signal pair	Rx2[08]+ Unused signal pair	Rx2[08]- Unused signal pair	Tx3[08]+ Unused signal pair	Tx3[08]- Unused signal pair	Rx3[08]+ Unused signal pair	Rx3[08]- Unused signal pair
	10		Tx0[08]+ Unused signal pair	Tx0[08]- Unused signal pair	Rx0[08]+ Unused signal pair	Rx0[08]- Unused signal pair	Tx1[08]+ Unused signal pair	Tx1[08]- Unused signal pair	Rx1[08]+ Unused signal pair	Rx1[08]- Unused signal pair
P22/J22	01	Fabric Channel 07	Tx2[07]+ Unused signal pair	Tx2[07]- Unused signal pair	Rx2[07]+ Unused signal pair	Rx2[07]- Unused signal pair	Tx3[07]+ Unused signal pair	Tx3[07]- Unused signal pair	Rx3[07]+ Unused signal pair	Rx3[07]- Unused signal pair
	02		Tx0[07]+ Unused signal pair	Tx0[07]- Unused signal pair	Rx0[07]+ Unused signal pair	Rx0[07]- Unused signal pair	Tx1[07]+ Unused signal pair	Tx1[07]- Unused signal pair	Rx1[07]+ Unused signal pair	Rx1[07]- Unused signal pair
P22/J22	03	Fabric Channel 06	Tx2[06]+ Unused signal pair	Tx2[06]- Unused signal pair	Rx2[06]+ Unused signal pair	Rx2[06]- Unused signal pair	Tx3[06]+ Unused signal pair	Tx3[06]- Unused signal pair	Rx3[06]+ Unused signal pair	Rx3[06]- Unused signal pair
	04		Tx0[06]+ Unused signal pair	Tx0[06]- Unused signal pair	Rx0[06]+ Unused signal pair	Rx0[06]- Unused signal pair	Tx1[06]+ Unused signal pair	Tx1[06]- Unused signal pair	Rx1[06]+ Unused signal pair	Rx1[06]- Unused signal pair
P22/J22	05	Fabric Channel 05	Tx2[05]+ Unused signal pair	Tx2[05]- Unused signal pair	Rx2[05]+ Unused signal pair	Rx2[05]- Unused signal pair	Tx3[05]+ Unused signal pair	Tx3[05]- Unused signal pair	Rx3[05]+ Unused signal pair	Rx3[05]- Unused signal pair
	06		Tx0[05]+ Unused signal pair	Tx0[05]- Unused signal pair	Rx0[05]+ Unused signal pair	Rx0[05]- Unused signal pair	Tx1[05]+ Unused signal pair	Tx1[05]- Unused signal pair	Rx1[05]+ Unused signal pair	Rx1[05]- Unused signal pair
P22/J22	07	Fabric Channel 04	Tx2[04]+ Unused signal pair	Tx2[04]- Unused signal pair	Rx2[04]+ Unused signal pair	Rx2[04]- Unused signal pair	Tx3[04]+ Unused signal pair	Tx3[04]- Unused signal pair	Rx3[04]+ Unused signal pair	Rx3[04]- Unused signal pair
	08		Tx0[04]+ Unused signal pair	Tx0[04]- Unused signal pair	Rx0[04]+ Unused signal pair	Rx0[04]- Unused signal pair	Tx1[04]+ Unused signal pair	Tx1[04]- Unused signal pair	Rx1[04]+ Unused signal pair	Rx1[04]- Unused signal pair
P22/J22	09	Fabric Channel 03	Tx2[03]+ Unused signal pair	Tx2[03]- Unused signal pair	Rx2[03]+ Unused signal pair	Rx2[03]- Unused signal pair	Tx3[03]+ Unused signal pair	Tx3[03]- Unused signal pair	Rx3[03]+ Unused signal pair	Rx3[03]- Unused signal pair
	10		Tx0[03]+ Unused signal pair	Tx0[03]- Unused signal pair	Rx0[03]+ Unused signal pair	Rx0[03]- Unused signal pair	Tx1[03]+ Unused signal pair	Tx1[03]- Unused signal pair	Rx1[03]+ Unused signal pair	Rx1[03]- Unused signal pair
P23/J23	01	Fabric Channel 02	Tx2[02]+ RO Stream 3 to HUB 2	Tx2[02]- RO Stream 3 to HUB 2	Rx2[02]+ RO Stream 5 to HUB 2	Rx2[02]- RO Stream 5 to HUB 2	Tx3[02]+ RO Stream 4 to HUB 2	Tx3[02]- RO Stream 4 to HUB 2	Rx3[02]+ RO Stream 6 to HUB 2	Rx3[02]- RO Stream 6 to HUB 2
	02		Tx0[02]+ RO Stream 1 to HUB 2	Tx0[02]- RO Stream 1 to HUB 2	Rx0[02]+ Unused signal pair	Rx0[02]- Unused signal pair	Tx1[02]+ RO Stream 2 to HUB 2	Tx1[02]- RO Stream 2 to HUB 2	Rx1[02]+ Unused signal pair	Rx1[02]- Unused signal pair
P23/J23	03	Fabric Channel 01	Tx2[01]+ RO Stream 3 to HUB 1	Tx2[01]- RO Stream 3 to HUB 1	Rx2[01]+ RO Stream 5 to HUB 1	Rx2[01]- RO Stream 5 to HUB 1	Tx3[01]+ RO Stream 4 to HUB 1	Tx3[01]- RO Stream 4 to HUB 1	Rx3[01]+ RO Stream 6 to HUB 1	Rx3[01]- RO Stream 6 to HUB 1
	04		Tx0[01]+ RO Stream 1 to HUB 1	Tx0[01]- RO Stream 1 to HUB 1	Rx0[01]+ LHC Clock	Rx0[01]- LHC Clock	Tx1[01]+ RO Stream 2 to HUB 1	Tx1[01]- RO Stream 2 to HUB 1	Rx1[01]+ TTC&ROD Ctrl stream	Rx1[01]- TTC&ROD Ctrl stream

Continued from previous page...

Connect Number	Row Num	Name	a	b	c	Connector d	Pin Pairs e	f	g	h
P23/J23	05	Base Chan 01	BI_DA1+ GE Pair A	BI_DA1- IPbus Net	BI_DB1+ GE Pair B	BI_DB1- IPbus Net	BI_DC1+ GE Pair C	BI_DC1- IPbus Net	BI_DD1+ GE Pair D	BI_DD1- IPbus Net
P23/J23	06	Base Chan 02	BI_DA2+ GE Pair A	BI_DA2- IPMC Net	BI_DB2+ GE Pair B	BI_DB2- IPMC Net	BI_DC2+ GE Pair C	BI_DC2- IPMC Net	BI_DD2+ GE Pair D	BI_DD2- IPMC Net
P23/J23	07	Base Chan 03	BI_DA3+ Unused signal pair	BI_DA3- Unused signal pair	BI_DB3+ Unused signal pair	BI_DB3- Unused signal pair	BI_DC3+ Unused signal pair	BI_DC3- Unused signal pair	BI_DD3+ Unused signal pair	BI_DD3- Unused signal pair
P23/J23	08	Base Chan 04	BI_DA4+ Unused signal pair	BI_DA4- Unused signal pair	BI_DB4+ Unused signal pair	BI_DB4- Unused signal pair	BI_DC4+ Unused signal pair	BI_DC4- Unused signal pair	BI_DD4+ Unused signal pair	BI_DD4- Unused signal pair
P23/J23	09	Base Chan 05	BI_DA5+ Unused signal pair	BI_DA5- Unused signal pair	BI_DB5+ Unused signal pair	BI_DB5- Unused signal pair	BI_DC5+ Unused signal pair	BI_DC5- Unused signal pair	BI_DD5+ Unused signal pair	BI_DD5- Unused signal pair
P23/J23	10	Base Chan 06	BI_DA6+ Unused signal pair	BI_DA6- Unused signal pair	BI_DB6+ Unused signal pair	BI_DB6- Unused signal pair	BI_DC6+ Unused signal pair	BI_DC6- Unused signal pair	BI_DD6+ Unused signal pair	BI_DD6- Unused signal pair
J24/P24	01	Base Chan 07	BI_DA7+ Unused signal pair	BI_DA7- Unused signal pair	BI_DB7+ Unused signal pair	BI_DB7- Unused signal pair	BI_DC7+ Unused signal pair	BI_DC7- Unused signal pair	BI_DD7+ Unused signal pair	BI_DD7- Unused signal pair
J24/P24	02	Base Chan 08	BI_DA8+ Unused signal pair	BI_DA8- Unused signal pair	BI_DB8+ Unused signal pair	BI_DB8- Unused signal pair	BI_DC8+ Unused signal pair	BI_DC8- Unused signal pair	BI_DD8+ Unused signal pair	BI_DD8- Unused signal pair
J24/P24	03	Base Chan 09	BI_DA9+ Unused signal pair	BI_DA9- Unused signal pair	BI_DB9+ Unused signal pair	BI_DB9- Unused signal pair	BI_DC9+ Unused signal pair	BI_DC9- Unused signal pair	BI_DD9+ Unused signal pair	BI_DD9- Unused signal pair
J24/P24	04	Base Chan 10	BI_DA10+ Unused signal pair	BI_DA10- Unused signal pair	BI_DB10+ Unused signal pair	BI_DB10- Unused signal pair	BI_DC10+ Unused signal pair	BI_DC10- Unused signal pair	BI_DD10+ Unused signal pair	BI_DD10- Unused signal pair
J24/P24	05	Base Chan 11	BI_DA11+ Unused signal pair	BI_DA11- Unused signal pair	BI_DB11+ Unused signal pair	BI_DB11- Unused signal pair	BI_DC11+ Unused signal pair	BI_DC11- Unused signal pair	BI_DD11+ Unused signal pair	BI_DD11- Unused signal pair
J24/P24	06	Base Chan 12	BI_DA12+ Unused signal pair	BI_DA12- Unused signal pair	BI_DB12+ Unused signal pair	BI_DB12- Unused signal pair	BI_DC12+ Unused signal pair	BI_DC12- Unused signal pair	BI_DD12+ Unused signal pair	BI_DD12- Unused signal pair
J24/P24	07	Base Chan 13	BI_DA13+ Unused signal pair	BI_DA13- Unused signal pair	BI_DB13+ Unused signal pair	BI_DB13- Unused signal pair	BI_DC13+ Unused signal pair	BI_DC13- Unused signal pair	BI_DD13+ Unused signal pair	BI_DD13- Unused signal pair
J24/P24	08	Base Chan 14	BI_DA14+ Unused signal pair	BI_DA14- Unused signal pair	BI_DB14+ Unused signal pair	BI_DB14- Unused signal pair	BI_DC14+ Unused signal pair	BI_DC14- Unused signal pair	BI_DD14+ Unused signal pair	BI_DD14- Unused signal pair
J24/P24	09	Base Chan 15	BI_DA15+ Unused signal pair	BI_DA15- Unused signal pair	BI_DB15+ Unused signal pair	BI_DB15- Unused signal pair	BI_DC15+ Unused signal pair	BI_DC15- Unused signal pair	BI_DD15+ Unused signal pair	BI_DD15- Unused signal pair
J24/P24	10	Base Chan 16	BI_DA16+ Unused signal pair	BI_DA16- Unused signal pair	BI_DB16+ Unused signal pair	BI_DB16- Unused signal pair	BI_DC16+ Unused signal pair	BI_DC16- Unused signal pair	BI_DD16+ Unused signal pair	BI_DD16- Unused signal pair