

The TTC system and Jitter in LHC experiments

PH-ESE seminar18 December 2012

Sophie Baron

OUTLINE

- Bunch Clock Origin

 From the Radio Frequency to the Bunch Clock
 The TTC system
- What is a good Bunch Clock?
 - Vocabulary jitter, phase noise etc..
 - O Who is sensitive to what?
 - \odot A good Bunch Clock in two words
- Measuring the clock quality
 - Bunch Clock measurement for the detectors
 - Bunch Clock measurement for the sub-systems
- Conclusion
 - Lessons learned



The Radio Frequency (RF) From Radio Frequency to Bunch Clock The Bunch Clock Clients The TTC system

BUNCH CLOCK ORIGIN

| BC ORIGIN | WHAT IS A GOOD BC? | | BC PHASE | BC JITTER | | CONCLUSION |
|---|--------------------|---------------|---------------------|------------------|----------------|------------|
| THE RADIO FREQUENCY | | FROM RF TO BC | BUNCH CLOCK CLIENTS | | THE TTC SYSTEM | |
| RF cavities in LHC (4 modules@point4, Echenevex) | | | | | | |





PH-ESE seminar - 18 Dec 2012 - Sophie Baron

BC PHASE

BC JITTER

CONCLUSION

THE RADIO FREQUENCY

FROM RF TO BC

BUNCH CLOCK CLIENTS

THE TTC SYSTEM

The Radio Frequency is not always the same



PH-ESE seminar - 18 Dec 2012 - Sophie Baron





The Bunch Clock is the frequency at which an observer sitting close to the ring could 'see' particles passing





Simplistic case: 2 bunches, 2 beams, 1 observer







Simplistic case: 2 bunches, 2 beams, 1 experiment, 1 fifo





| BC ORIGIN | WHAT IS A GOOD BC? | | BC PHASE | BC JITTER | | CONCLUSION |
|---------------------|--------------------|---------------|---------------------|------------------|--|----------------|
| THE RADIO FREQUENCY | | FROM RF TO BC | BUNCH CLOCK CLIENTS | | | THE TTC SYSTEM |

In detectors, everything is happening synchronously to the Bunch Clock:

- Collisions
- Signal sampling for Analogue to Digital conversion
- Time measurement
- Trigger transmission
- Data storage
- Data reduction
- Data transmission

=> The Bunch Clock has to be delivered EVERYWHERE, ANYTIME, and with a excellent QUALITY

=> This is one of the mandates of the TTC, and this is on what we will focus today



The Radio Frequency (RF) From the Radio Frequency to the Bunch Clock The Bunch Clock Clients The TTC system

BUNCH CLOCK ORIGIN



PH-ESE seminar - 18 Dec 2012 - Sophie Baron





PH-ESE seminar - 18 Dec 2012 - Sophie Baron

BC PHASE BC JITTER

CONCLUSION

THE RADIO FREQUENCY

FROM RF TO BC

BUNCH CLOCK CLIENTS

THE TTC SYSTEM





Vocabulary: Jitter & Co

Who is sensitive to what?

A good clock in 2 words

WHAT IS A GOOD BUNCH CLOCK SIGNAL?

BC ORIGIN

WHAT IS A GOOD BC?

BC PHASE

BC JITTER CONCLUSION

VOCABULARY: JITTER & CO

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

- Time Domain measurements
 - Jitter types
 - Cycle to cycle jitter (cy2cy)
 - Period jitter
 - Time Interval Error jitter
 - Skew jitter
 - Representation
- Frequency Domain representation
 - Spectrum
 - Phase noise
- Time and Frequency domain relationships
- Jitter decomposition





Time Domain measurements

Cycle-to-cycle jitter:

Short term variation in the clock period between adjacent clock cycles.

Contains the highest frequency components of jitter.



Period jitter:

- Short term variation in the clock period over all measured clock cycles, compared to the average clock period.
- Contains relatively high frequency components of jitter.
- Do not mix with **Periodic** jitter







Time Domain measurements

Skew jitter: Phase error between the reference clock and the measured clock over all clock periods.



TIE jitter (Time Interval Error or accumulated/phase Jitter):

- Actual deviation from the ideal clock period over all clock periods.
- Includes jitter at all modulation frequencies.
- Analysis of its Probability Density Function (PDF) gives substantial information on the jitter sources.

TIE(n)=T(n)-nT0 TIE(n+1)=T(n+1)-(n+1)T0

Wander: very slow variations < 10Hz.













- Time and Frequency Domain relationships
 - Getting RMS jitter out of phase noise plot (very close to TIE)





 BC ORIGIN
 WHAT IS A GOOD BC?
 BC PHASE
 BC JITTER
 CONCLUSION

 VOCABULARY: JITTER & CO
 JITTER SENSITIVITY
 A GOOD CLOCK IN 2 WORDS

Cycle to Cycle, Period and TIE jitter in frequency domain





Wander: easy to visualize in frequency domain









PH-ESE seminar - 18 Dec 2012 - Sophie Baron **BC ORIGIN**

WHAT IS A GOOD BC?

BC PHASE

BC JITTER

CONCLUSION

VOCABULARY: JITTER & CO

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

- Random jitter sources
 - Caused by accumulation of a huge number of uncorrelated processes that have small magnitude
- Random noise phenomena
 - Thermal noise, Shot noise, Pink noise, etc...
 - Occur in all semiconductors and components (PLLs, Oscillators, Tx, Rx etc...)
- Typical representation of induced jitter: Gaussian & unbounded PDF
- Quantified by the Standard Deviation (rms)
- Deterministic jitter sources
- Caused by a comparatively small number of processes that can be correlated and may have large amplitudes,
 - System & Data Dependent phenomena
 - Crosstalk, dispersion, impedance mismatch
 - Inter Symbol Interference (ISI), Duty-Cycle Distortion (DCD), Bit sequence periodicity
 - Typically detected as deviation of the PDF from Gaussian shape
 - Quantified by the pkpk value, as they induce a bounded phase deviation



Vocabulary: Jitter & Co

Who is sensitive to what?

A good clock in 2 words

WHAT IS A GOOD BUNCH CLOCK SIGNAL?

BC JITTER CONCLUSION

VOCABULARY: JITTER & CO

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

- Digital Systems:
 - Very sensitive to setup and hold time
 - \Rightarrow basically related to PKPK CY2CY AND PERIOD JITTER.
- PLLs:
 - Track the slow variations of the clocks, and filter out the high frequency components.
 - Can not deal with sudden jumps which may unlock them.
 - \Rightarrow PKPK CY2CY JITTER
 - ⇒ WANDER can also be a problem when it means frequency drifting out of the locking range.
- ADCs:
 - Very sensitive to timing errors as jitter is directly converted into amplitude sampling errors, and SNR.
 - Unregularly sampling edges can distort of the shape of digitized pulses.
 - \Rightarrow This is thus more about PKPK CY2CY AND PERIOD JITTER than about TIE.



BC JITTER CONCLUSION

VOCABULARY: JITTER & CO

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

- Serial Data Links:
 - Need to combine low Bit Error Rate (BER) and good Clock Recovery
 - BER is related to the quality of the clock
 - Transmitter is very sensitive to ANY CLOCK JITTER (because of clock multiplication).
 - On the channel, data jitter is correlated to DUTY CYCLE DISTORTION of the clock (DCD)
 - Receiver and CDR are highly sensitive to HIGH FREQUENCY JITTER
 - Quality of the Clock Recovery is a trade off between low BER (requires high bandwidth PLL) and noise rejection (requires narrow bandwidth PLL)
 - Serial Data Links understanding requires TIE decomposition and often frequency domain analysis



VOCABULARY: JITTER & CO

BC ORIGIN

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

CONCLUSION

BC JITTFR

- Detectors Event reconstruction over a huge system
 - 1000s of Bunch Clock destinations spread all over the detectors
 - Low SKEW JITTER between all clock signals (from every branches of the distribution tree) to guaranty channel-to-channel consistency

BC PHASE

Stable phase between Bunch Clock and Beam

WHAT IS A GOOD BC?

- Low SKEW JITTER between Bunch Clock and Bunches over a fill
- limited WANDER during broadcast, in particular on long-haul transmission (between point4 and experiments)
- Deterministic Static Phase between branches and top of the clock tree from fill to fill and between power cycles



Vocabulary: Jitter & Co Who is sensitive to what?

A good clock in 2 words

WHAT IS A GOOD BUNCH CLOCK SIGNAL?



- Detector cares about Stable Phase (slow variations or skew jitter versus reference)
- Sub-systems care about Low Jitter (of Bunch Clock as such)







BC ORIGIN

WHAT IS A GOOD BC?

BC PHASE

BC JITTER CONCLUSION

A GOOD CLOCK IN 2 WORDS

VOCABULARY: JITTER & CO

JITTER SENSITIVITY



Stable Phase

- Beam Jitter:
 - o Beam vs RF
 - Beam at experiments versus BC
- Temperature drift
- Determinism
 - BC at Front End Boards
 versus BC at Central
 Trigger
- TTCex Channel skew jitter
 - BC at Front End Board
 X versus BC at Front
 End Board Y (channel
 to channel skew jitter)

BC ORIGIN WHAT IS A GOOD BC?

BC PHASE

BC JITTER CONCLUSION

VOCABULARY: JITTER & CO

JITTER SENSITIVITY

A GOOD CLOCK IN 2 WORDS

Low Jitter

- \odot Cycle to cycle jitter
- Period jitter
- Overall jitter
 - Time Interval Error jitter
 - Phase Noise jitter



Phase

Beam Jitter Temperature Drift Determinism Channel Skew Jitter

Jitter

Frequency Domain Analysis Time Domain Analysis Using Jitter Information

MEASURING THE CLOCK QUALITY
| BC ORIGIN | WHAT IS A GOO | D BC? | BC PHASE | BC JITTER | CONCLUSION |
|------------------|---------------|---------|------------|------------------|------------|
| BEAM JITTER | FIBER DRIFT | PHASE D | ETERMINISM | SKEW JITTER BT | W CHANNELS |





| BC ORIGIN | WHAT IS A GOO | D BC? | BC PHASE | BC JITTER | CONCLUSION |
|------------------|---------------|---------|------------|------------------|------------|
| BEAM JITTER | FIBER DRIFT | PHASE D | ETERMINISM | SKEW JITTER BT | W CHANNELS |

- Beam jitter versus RF
 - phase variations of the beam with respect to its reference (400MHz RF)
 - $\,\circ\,$ Maintained and monitored by the RF low level loops
 - 1374 bunches
 - Bunch position pkpk<5ps, rms<1.3ps





Beam loading effect

BC ORIGINWHAT IS A GOOD BC?BC PHASEBC JITTERCONCLUSIONBEAM JITTERFIBER DRIFTPHASE DETERMINISMSKEW JITTER BTW CHANNELS

Beam jitter versus experiment Bunch Clock OBPTX systems



PH-E

Use four screwed Electrostatic Button Electrodes to obtain Horizontal and Vertical position

<50ps resolution by averaging

First phase adjustment just before first collisions, ATLAS, nov 2009:



Phase between 2 BPTX at ATLAS after fine phase with 2 beams just before collisions (90ps)



Courtesy: Thilo Pauly

Courtesy: Thilo Pauly

PH-ESE seminar - 18 Dec 2012 - Sophie Baron



Analysis of BPTX data (example of CMS)











 BC ORIGIN
 WHAT IS A GOOD BC?
 BC PHASE
 BC JITTER
 CONCLUSION

BEAM JITTER

FIBER DRIFT

PHASE DETERMINISM

SKEW JITTER BTW CHANNELS

- Up to 14km of burried fiber from SR4 to ALICE, ATLAS, LHCb (1m deep)
- The fibre length changes with temperature by 7ppm/degC
- Measurements on a spare fiber from CCC to ATLAS and back (9km)
 - 8ns seasonal drift for 14km
 - VERY slow variation of the phase between beam and clock (wander)
 - Need for regular calibration (usually before each run) with the help of BPTX and of the <u>CORDE module</u> for example
 - Keep in mind that : the diurnal variation can be 150 ps = expect drift during fills









Determinism

\odot Typical issue with commercial PLLs



Example: N=M=3







Commercial PLL usual design

















○ Solution 3: Metastability issues

Tests in climatic chamber







WHAT IS A GOOD BC?

BC PHASE

BC JITTER CONCLUSION

BEAM JITTER

FIBER DRIFT

PHASE DETERMINISM

SKEW JITTER BTW CHANNELS





49

| BC ORIGIN | WHAT IS A GOO | D BC? | BC PHASE | BC JITTER | CONCLUSION |
|------------------|---------------|---------|------------|------------------|------------|
| BEAM JITTER | FIBER DRIFT | PHASE D | ETERMINISM | SKEW JITTER BT | W CHANNELS |

- Channel-to-channel skew
 - \odot For a good event reconstruction
 - Time Of Flight (TOF) detectors
 - need less than 10ps rms between channels for particle mass identification

\odot Reducing it: Trade off for the PLLs in the clock tree

- Narrow bandwidth to clean the clock as much as possible
- Wide bandwidth to be sure PLLs do not drift too much from each other



CONCLUSION

TO SUMMARIZE ...

- Beam jitter vs RF very low < 1.5 ps rms</p>
- Beware of
 - \circ Temperature drift
 - Phase determinism
 - \odot Channel to channel skew jitter
- But keep in mind that
 - The size of the luminous region (z) ~ 50mm about 160ps
- All the detectors have the same type of requirements in term of phase and skew jitter



Phase

Beam Jitter Temperature Drift Determinism Channel Skew Jitter

Jitter

Frequency Domain Analysis Time Domain Analysis Using Jitter Information

MEASURING THE CLOCK QUALITY

BC ORIGIN WHAT IS A GOOD BC?

BC PHASE

BC JITTER

CONCLUSION

- Frequency Domain:

 Phase Noise
 using Agilent SSA E5052B
 - Only since 2012



Time domain:

- Cy2cy
- Period
- o TIE (Phase Jitter)
- \circ Using
 - Lecroy before 2011
 - Agilent since 2012



Agilent infiniium DSA91204A, 12GHz, 40GSa/s



Lecroy Wavepro 7100, 1GHz, 10GSa/s













BC ORIGINWHAT IS A GOOD BC?BC PHASEBC JITTER

CONCLUSION

FREQUENCY DOMAIN ANALYSIS

TIME DOMAIN ANALYSIS

USING JITTER INFORMATION

 Comparing 3 "Clock Recovery" designs using time domain jitter analysis

| Jitter (ps rms) | TTC FMC board (no PLL) | GBT Serdes Prototype | TTCrq 40 MHz output |
|-----------------------|---------------------------|-------------------------|------------------------|
| TIE jitter | 11 | 4 | 9 |
| Cycle to cycle jitter | 8 | 12 | 13 |
| Random Jitter | 4 | 5 | 7 |
| Periodic Jitter | 11.5 | 2 | 7 |
| Skew jitter | 13 | Not measured | 10 |







ADN 2812 CDR 1/4



•TIE jitter and Cy2cy jitter give contradictory information => carefully choose the jitter you need •High periodic jitter detected on TTC-FMC but no clue on the jitter frequency



BC ORIGIN WHAT IS A GOOD BC? BC PHASE

BC JITTER CONCLUSION

FREQUENCY DOMAIN ANALYSIS

TIME DOMAIN ANALYSIS

USING JITTER INFORMATION

To use or not to use a pll in the TTC-FMC module?



Courtesy: Paschalis Vichoudis

| | TTCFMC NO PLL | TTCFMC WITH CDCE PLL |
|-----------------------|---------------|----------------------|
| Skew /Refclk | 16 ps | 16 ps |
| Cycle to cycle jitter | 7.3 ps | 6.5 ps |
| Period jitter | 4.3 ps | 3.9 ps |
| TIE | 8.7 | 9.05 |



A priori, very similar performance with and without PLL TIE slightly higher for the WITH PLL schem, in contradiction with Cy2Cy and period jitter ...why?





PH-ESE

PH-ESE seminar - 18 Dec 2012 - Sophie Baron

 BC ORIGIN
 WHAT IS A GOOD BC?
 BC PHASE
 BC JITTER
 CONCLUSION

 FREQUENCY DOMAIN ANALYSIS
 TIME DOMAIN ANALYSIS
 USING JITTER INFORMATION

To use or not to use a pll? Example of the TTC-FMC module





TTCrq example – idle, trigger only, full A and B

| Jitter types (ps rms) | TTCrq – Idle TTC | TTCrq – full A and B channels |
|----------------------------|------------------|-------------------------------|
| Time Interval Error jitter | 9 | 10 |
| Cycle to cycle jitter | 13 | 13 |
| Period jitter | 7.5 | 7.5 |
| Integrated phase noise | 8 | 10.1 |

The QPLL filters out very well the jitter of TTCrx related to TTC channel occupancy





Improving the design of the RF2TTC



Adding a QPLL required a lot of circuitry from ECL to LVDS and reversely
 => Impossible to guess without a phase noise plot

Lecroy scope 7100, measured in 2007



TO SUMMARIZE ...

- Most of the jitter is added to the Bunch Clock after the long haul transmission (phase noise at experiment is identical to the phase noise at the point 4).
- Cy2cy, Period and TIE jitter values can bring contradictory information. It is useful to complete them by a phase noise plot.
- The jitter added by the TTC system can be further reduced, thanks to the analysis made by the phase noise plot.



CONCLUSION

PH-ESE seminar - 18 Dec 2012 - Sophie Baron

BC JITTFR

CONCLUSION

LESSONS LEARNED

JITTER PERSPECTIVE

REFERENCES

- Each sub-system has its specific requirements in term of jitter
 - Know your system specificity and the type of jitter it is sensitive to
 - « 10 ps rms jitter » does not mean much! \bigcirc
 - Some sub-systems have jitter requirements more stringent than the \bigcirc ones demanded by the detector performance (for example, a serial data link)
- The jitter induced by RF, Beam or long haul transmission is negligible. The noise comes with complex modules, TTC frame encoding, etc.
- A good understanding of the jitter profile can help a lot to reduce it
 - A pll does not always reduce the jitter
 - Choosing the good pll is often a trade-off between stability and jitter performance
- ...and a good understanding often means mixing time and frequency domains



CONCLUSION

LESSONS LEARNED

JITTER PERSPECTIVE

REFERENCES

- Jitter perspective for the TTC upgrade
 - The performance of the GBTserdes (prototype of the GBTx) in term of clock recovery is very promising
 - Knowledge and interest in jitter issues are growing up within the community, due to the increasing speed of serial data links
 - Much better instruments exist now to track the jitter source and understand how to reduce it
 - Special care will be taken with the design of the TTC upgrade (TTC-PON project) to keep this jitter as low as possible



LESSONS LEARNED

JITTER PERSPECTIVE

REFERENCES

- White papers:
 - Agilent Application Note, Using Clock Jitter Analysis to Reduce BER in Serial Data Applications, Agilent Technologies Application Note, 2006, available from www.agilent.com.
 - Agilent Application Note, *Jitter Analysis Techniques for High Data Rates*, Agilent Technologies Application Note 1432, 2003, available from <u>www.agilent.com</u>.
 - J. Hancock et al., *Jitter-Understanding it, Measuring it, Eliminating it, Part1, Part2, Part3,* High Frequency Electronics, Summit Technical Media, April, May, June 2004, available from <u>http://www.highfrequencyelectronics.com</u>.
 - Silicon Labs Application Note, A Primer on Jitter, Jitter Measurement and Phase-Locked Loops, Silicon Laboratories AN 687, 2012, available from <u>www.silabs.com</u>.

Projects:

- TTC-project web page, <u>http://ttc.web.cern.ch/TTC/</u>
- GLIB-project web page, <u>https://espace.cern.ch/project-GBLIB/public/default.aspx</u>
- GBT-project web page, <u>https://espace.cern.ch/GBT-Project/default.aspx</u>
- Papers and presentations:
 - S. Baron, *Passive Optical Network for TTC*, ACES 2011 workshop, CERN, March 2011, <u>https://aces.web.cern.ch/aces/aces2011/ACES2011.htm</u>
 - JINST paper, Jitter Impact on Clock Distribution in LHC Experiments, S. Baron et al., TWEPP 2012, Oxford



THANKS!

PH-ESE seminar - 18 Dec 2012 - Sophie Baron

SPARE SLIDES

PH-ESE seminar - 18 Dec 2012 - Sophie Baron

Spare Slide – QPLL characteristics

- Phase-Locked Loop based on a Voltage Controlled Crystal Oscillator
- Designed to frequency and phase-lock to the LHC master clock: f = 40.0786 MHz
- Locking range: $\Delta \approx \pm 3.7$ KHz around f = 40.0786 MHz
- Locking Mechanism: bang-bang (early/late phase)
- Loop bandwidth: < 7 KHz</p>
- Locking time including a frequency calibration cycle (mode 1): ~180 ms
- Locking time excluding a frequency calibration cycle (mode 0): ~250 μs




Beware of Noise floor - 1

Example of frequency measurements





PH-ESE seminar - 18 Dec 2012 - Sophie Baron

Beware of Noise floor - 2

Example of frequency measurements





PH-ESE seminar - 18 Dec 2012 - Sophie Baron

Typical RF frequency changes

An exhaustive list...

| NAME | DESCRIPTION | MAGNITUDE** | RATE** | ACC MODES | BEAM MODES |
|------------------|--|----------------------|-------------|----------------|------------------------|
| RF resync | Unchanged, described in the EDMS document LHC MODES: <u>LHC-OP-ES-0022</u> , | | | | |
| RF/DUMP check | RF-vs-dump cable inversion check, change individually | +1000 Hz | 220 Hz/s*** | ALL | SETUP (before resync) |
| | RF1 and RF2 by 1000Hz then back. | | | | |
| RAMP | RF goes from 450GeV to 7Tev (or 3.5TeV) | +870 Hz for protons, | <0.5 Hz/s | ALL | RAMP |
| | | +5500 Hz for ions | | | |
| RAMP DOWN | RF goes from 7Tev (or 3.5TeV) to 450GeV | -870 Hz for protons, | <0.5 Hz/s | ALL | RAMP DOWN |
| | | | | | |
| | | -5500 Hz for ions | | | |
| INJECTION test | Injection tests with offset energy | +/- 2400 Hz | 220 Hz/s | BEAM SETUP, MD | INJ&DUMP,CIRC&DUMP |
| DUMP | +/-1000 Hz for loss maps | +/- 1000 Hz | 220 Hz/s | BEAM SETUP, MD | ADJUST |
| PROTECTION test | | | | | |
| CHROMATICITY | Typically, done manually, both beam, at flat top or flat | +/-50 Hz | 220 Hz/s | ALL | INJECTION MODES* (flat |
| and/or | bottom, but could also be automated for any time | | | | bottom), FLAT TOP |
| DISPERSION | (even in ramp) | | | | |
| measurements | | | | | |
| TIDAL adjustment | After reaching flat top, value to be set according to the | +/-15 Hz | 220 Hz/s | ALL | FLAT TOP |
| | tide of the moment | | | | |
| Other ORBIT | | +/-15 Hz | 220 Hz/s | ALL | FLAT TOP |
| adjustments | | | | | |

*INJECTION MODES = Injection Probe Beam, Injection Setup Beam, Injection Physics Beam.

**These values are applied to RF CLOCKS (400MHz). They have to be divided by 10 to be applied to the BUNCH CLOCKS (40MHz) delivered to experiments.

*** The rate of 220Hz/s used for all the trims is a constant that could easily be reduced if needed.



TTCex PLL characteristics

Locking range: 0 40.079MHz +/- 2kHz: 40.077MHz-40.081MHz





Diurnal phase drift

temperature vs time



dd-mm-yyyy hh:mm

Orbit drift over 8km versus time





PH-ESE seminar - 18 Dec 2012 - Sophie Baron

Time Domain versus Frequency Domain

Time domain equipment

- has the virtue of being able to directly measure peak-to-peak, cycle-to-cycle, period and TIE jitter. This measurement approach permits the measurement of jitter of very low frequency clock (or carrier) signals. By post-processing the data with techniques, such as FFTs and digital filters, it is possible to integrate the phase noise value over a specific band of frequencies to generate RMS phase jitter values. Only time domain equipment can measure all of the jitter frequency components. Another key point is that time domain equipment is much better at measuring data-dependent jitter, which makes it very useful for high-speed serial links that use serializer/deserializer (SERDES) technology.
- Frequency domain equipment
 - cannot directly measure peak-to-peak, cycle-to-cycle, or period jitter because its native capability is to measure the RMS power of signals in a given frequency band. Frequency domain equipment is also awkward for measuring data-dependent jitter. However, the best frequency domain instruments have a lower noise floor than the best time domain instruments. This fact makes frequency domain instruments the first choice for ultra-low phase noise clock signal measurements that are free of data-dependent jitter.

| | Time Domain | Frequency Domain |
|---------------------|---|---|
| Native Measurements | Peak-Peak Jitter Cycle-to-Cycle Jitter Period Jitter | RMS Phase Jitter Phase Noise Jitter Frequency Information |
| Advantages | Good with Low-Frequency Clocks Good with Data-Dependent Jitter | Lower Noise Floor Easy Detection of Spurs vs. Random Jitter |



Dual Dirac Method

Approach to Resolve 'random nature': the Dual Dirac Assumption

Fit the tails of the jitter PDF to two Gaussian curves





Spurs jitter

- periodic spurious noise
 - Spurs are modeled as sine, so to convert from RMS to peak-to-peak, multiply by 2 2.
 - Typically, only large spurs contribute significantly to the RMS noise. For S = dBc of a spur, the peak-to-peak jitter in UI (unit interval) is:

$$J_{pkpk} = \left(\frac{2}{\pi}\right) \times 10^{8/20}$$

$$J_{rms} = \frac{J_{pkpk}}{2.2}$$

| Spur | Pk-pk jitter | RMS Jitter |
|------|--------------|------------|
| А | 146 fs | 51.6 fs |
| В | 58 fs | 20.5 fs |





Total Jitter & BER

Total Jitter TJ (BER)



| Figure 11. The bathtub plot shows BER as a function of the time-p | position of the sampling point |
|---|--------------------------------|
|---|--------------------------------|

Figure 3. An eye diagram with Random Jitter (RJ) showing the effect of RJ on BER.



| Table 1. | The relationship between BER and peak-to-peak v | alues |
|----------|---|-------|
| of rando | m jitter, $\sigma = J_{rms}^{RJ}$ | |

| Bit Error Ratio (BER) | Peak-to-Peak RJ J_{PP}^{RJ} = $n \times \sigma$ |
|-----------------------|---|
| 10 ⁻¹⁰ | 12.7×σ |
| 10 ⁻¹¹ | $13.4 	imes \sigma$ |
| 10 ⁻¹² | 14.1 $	imes \sigma$ |
| 10 ⁻¹³ | 14.7 $	imes \sigma$ |
| 10 ⁻¹⁴ | $15.3 	imes \sigma$ |

 $J^{TJ} = n \times \sigma + J^{DJ}_{PP}$ $= n \times J^{RJ}_{rms} + J^{DJ}_{PP}$

Figure 4. An eye diagram with both Random Jitter (RJ) and Deterministic Jitter (DJ) distinguishing the genuine rms jitter, from the rms jitter caused by RJ, J_{rms}^{RJ} , and the total peak-to-peak jitter, J_{PP} , from the peak-to-peak jitter caused by DJ, J_{PP}^{DJ} .





PH-ESE seminar - 18 Dec 2012 - Sophie Baron