


Calorimeter Trigger Tier 1 and ERPB Timing Diagram



Generated by Corben
 Master Clock on the
 Indicated Time Line
 CMC → Date: 11-OCT-02

Because of Cable, ForOut and MBD Delays in the Timing & Control Signals to
 Tier 1, Tier 2 and Tier 3, the outputs from Tier 1, Tier 2 and Tier 3 are really
 about 50 nsec later, with respect to Sub System Strobes, than shown in this diagram.

In the Cal_Trig_Readout_Helper FPGA, the ERPB Input_Clk
 Tot_Clk actually occur about 20 nsec later, with respect
 to, and Tier 3 signals, than shown in this diagram.