


# Calorimeter Trigger Tier 1 and Counter Tree Timing Diagram



in the Col\_Trig\_Readout\_Helper\_FPGA, the EBPB\_input\_Clk L\_Tot\_Clk actually occur about 20 nsec later, with respect to 2, and Tier 3 signals, than shown in this diagram.

Because of Cable, FanOut, and MBD Delays in the Timing & Control Signals to Tier 1, Tier 2 and Tier 3, the outputs from Tier 1, Tier 2, and Tier 3 are really about 50 nsec later, with respect to Sub System Strobes, than shown in this diagram.

Generated by Carsten Meier  
 Master Clock on the Indicated Time Line

Date: 11-OCT-02