


# Calorimeter Trigger Tier 1 and Quadrant Term Timing Diagram



Generated by Carven MasterClock on the Indicated Time Line  
 Date: 23-DEC-03

Because of Cable FanOut and MBD Delays in the Timing & Control Signals to Tier 1, Tier 2 and Tier 3, the outputs from Tier 1, Tier 2 and Tier 3 are really about 50 nsec later, with respect to Sub System Strobes, than shown in this diagram.

The Cable Delay for T&SS to reach the Quadrant Term CTOM card in Rack MID1 is less than the Cable, FanOut, and MBD Delays for T&SS to reach the Tier 1 crates by about 54 nsec.

On the other hand, once on the CTOM card the P1-TS's are delayed by the B5F FPGA for about 30 nsec.

Clock to new stable output logic delay is about 30 nsec more in Tier 3 than in the MID1 CTOM.

The cable delay from the Quadrant Term CTOM Card Output to the patch panel that carries L1 CalTrig And-Or Terms to the TFW is about 35 nsec longer than for the cables that carry Tier 3-4 signals to this patch panel.