dapnia



saclay





# Design and Test of Prototype Boards for the L1 Calorimeter Trigger Upgrade at the D0 Experiment

M. Abolins<sup>1</sup>, <u>D. Calvet<sup>2</sup></u>, P. Demine<sup>2</sup>, D. Edmunds<sup>1</sup>, P. Laurens<sup>1</sup>, and E. Perez<sup>2</sup>

<sup>1</sup>Michigan State University, East Lansing, MI, USA <sup>2</sup>DSM/DAPNIA, CEA Saclay 91191 Gif-sur-Yvette Cedex, France

### Plan

Context

dapnia

œ

saclay

- Hardware developments
- Firmware and software
  - Project status
  - Summary

# D0 L1 Calorimeter Trigger Upgrade



#### Purpose of the ADF system

Every 132 ns and within a ~1  $\mu$ s latency budget : digitize and estimate E<sub>T</sub> for each 2560 calorimeter channels; send all E<sub>T</sub> values to TAB's

#### **Architecture**

• 80 ADF boards (4 crates) linked to 8 TABs by 240 x 2 Gbit/s links

# A/D converter and filter (ADF) board

#### **Purpose**

• Digitize and process 32 calorimeter channels

dapnia



saclay



- 32 x (30 MHz ADC 10-bit + 15 MHz 8-tap FIR filter + peak detector)
- 3 ouptut links 2 Gbit/s; history buffers, VME interface configuration/control

# Analog section test

- Programmable waveform generator to mimic calorimeter signals
- ADC output recorded in history buffer, read-out slowly over VME



• Compliant with requirements for input scale, bandwidth, pedestal adjustment range, stability with temperature drift

dapnia

saclay

# Analog section noise



• ADC output when no source connected at input

- Noise from 0.5 LSB RMS to 2.5 LSB RMS on some channels; above requirement of 1 LSB RMS
- Corrective actions for production ADF: design changes and re-layout

# Digital filter operation



- Algorithm: 8-tap matched filter; peak-detector turned off
- Noise improvement and correct identification of energy and time position
- End-to-end latency: 0.87 µs to 1.23 µs (depending on filter coefficients)

### **Channel Link tester**

#### Purpose

Provide a tool to test/diagnose the 2 Gbit/s output links of ADF boards



- Custom-made mezzanine card + commercial Xilinx Virtex II evaluation kit
- Control by a PC over RS 232 or // I/O
- Data mode:
  - capture up to 2048-frames
  - check received parity
- Error counting mode:
  - Compare received data to predefined pseudo-random pattern
  - Accumulate bit errors and statistics

# Tester in operation

#### Oscilloscope probe

dapnia

œ

saclay

2 Gbit/s link under test



Commercial FPGA evaluation kit

#### Custom mezzanine

### ADF links BER measurement



#### dapnia



saclay

- Horizontal eye pattern opening: 70% typical
- No error at 2 Gbit/s during 12 days: BER < 10<sup>-15</sup> (90% confidence)
- ADF board to TAB connection tested at Fermilab

## Analog signal splitter card

#### Purpose

Test ADF prototype in D0 without disturbing current data taking

dapnia



saclay



- Active board duplicating differential signals of 8 calorimeter channels
- 4 boards available to split 32 channels
- Insertion of splitter transparent for current system (checked D0 DAQ data)

## Serial Command Link Distribution card

#### Purpose

Distribute D0 beam crossing clock, synchronous signals to ADF system



- Gets signals from D0 via Fermilabmade SCL Receiver mezzanine card
- Fanout SCL signals to up to 5 crates of ADF boards
- 1 loop-back port for standalone test
- VME mechanics but no VME interface (no need for slow control)



## Single channel ADF card

#### **Purpose**

Simple desktop setup to tune analog section; develop firmware/software



œ

saclay



- Custom mezzanine card + commercial FPGA evaluation kit
- Analog section: socketed passive components + 1 ADC
- Firmware and software compatible with 32 channel ADF board
- Control via a PC

## Single channel SCLD card

#### **Purpose**

Prototype to validate concepts before building full-size SCLD card



#### **Features**

Distributes Serial Command Link signals to 1 crate of ADF boards Tested in-situ at D0 with 1 ADF board and 1 TAB

## Firmware and control software

#### **Objectives**



#### Implementation

Firmware in VHDL and software in C (~100,000 lines in total) Layered software with API to access OS and generic control bus Static link with appropriate library to support OS / hardware variations

## ADF project status

#### Prototype phase achievements

ADF board: functional and compliant except noise on some channelsdapniaSCLD: final boardAnalog signal splitter: installedCCOChannel Link tester: useful toolProof of principle of a workable system

#### **Project evolution**

Silicon detector upgrade cancelled in 2003: impact on schedule 132 ns bunch spacing at Tevatron not pursued: digital filtering not needed in ADF; operating rate now 1:3 of 7.57 MHz design specification

#### **Production and deployment phase**

Transfer of prototypes (Saclay CADENCE) for production (MSU Mentor) *Major changes to ADF board to fulfill updated set of requirements* 

### Production model ADF board



#### dapnia



saclay

#### **Features**

Improved analog section for lower noise; board re-layout

Trimmed logic uses fewer and denser FPGA's

Replaced now obsolete VME bridge by CPLD; reworked clock tree

**Pre-production of final ADF board and validation in fall 2004** 

### Summary

#### Work completed

	32-channel ADF board	
dapnia	Single channel ADF	Prototype
	Single channel SCLD	ļ
æ	SCLD board	Final
saclay	Analog signal splitter Channel Link Tester	Support

Project phase mostly successful

#### Future work

Validate production model of ADF board Integration with other sub-systems Produce and test series of 80 ADF boards (2005); system installation

#### Upgraded trigger system expected to begin operation in fall 2005