

# The D0 Upgrade Level 2 Trigger

James T. Linnemann  
Michigan State University  
PAC April 19, 1996

## Overview

---

- L2 Requirements
- Architecture Chosen
- Cal e,  $\mu$  Preprocessor as examples: Algorithm, Timing
- Global Processor
- RISC Vs. DSP
- Queuing Simulations
- Costs
- Summary

## Level 2 Requirements

- Level 1, Level 3 (Approved)
  - Level 1: 10 K Hz Output
  - Level 3: 1 K Hz Input
- Level 2 (Approved in Principle)
  - Details today
- L2 Requirements
  - 10 K Hz @  $\text{deadtime} < \text{few } \%$
  - $\Rightarrow 100 \mu \text{ sec}$  to handle event
  - Rejection  $\times 10$

What is projected L3 output

10 - 20 Hz

## L2 Architecture

- Preprocessors in Parallel  
Each Builds Candidate List if needed for this event
- Single Global Processor
- Minimize data flow  
< 1 KB to Global
- Stochastic Pipeline, each stage with 100  $\mu$  sec time budget
- Pipe contains # events  
< # VRB buffers (16-24)

how many KB to each preprocessor?

## L2 Architecture

SVX under study  
fits into scheme without new problems to face

## Steps to L2 Decision: Calorimeter e Example

- Input Preprocessor Data
- Unpack L1 seed locations
- Apply electron algorithm
- Make candidate list for Global and L3
  - » Preprocessor is Single RISC

---

- Global will match Cal with Track
  - » spatial and  $p_T$  matches

Rejection from Cal alone is about 4 using 10 -> 15 GeV threshold and ISO; then independent factor from phi match at 1 TT to track boosts to rejection of 9

## Cal e Algorithm

- 1 x 2 Trigger Tower at seed  
> lowest threshold
- EM fraction of Candidate  
> lowest threshold
- 1x2 EM / 3x3 TOT  
> lowest threshold
- count # such clusters  
> minimum required
- lowest: among L1 triggers  
fired this event

D0 / Michigan State University

2/25/98

7

what is efficiency, rejection? about 4 at 98% on Z's

timing on Mon stream at 3 luminosity's

7 GeV Em ET from L1      10 GeV 1X2 cluster  
em fract > .8, iso , .01

1 usec overhead, 2.8 average

2.1 usec per speed

multiplicity 1-2 seeds/event

slow with luminosity

## Cal jet Algorithm

- Form 5x5 Trigger Towers at each L1 seed
  - > lowest jet threshold for any L1 trigger fired this event
- Sort in Et and remove overlaps
- Count of such jets > minimum for any L1 trigger

D0 / Michigan State University

2/25/98

8

jet efficiency, rejection???

no E<sub>miss</sub>: since no new info (at 396 anyway) est 50 usec just to tower scan. Without IF's, there might be hope to do etmiss; no Z<sub>v</sub> in any case

3 GeV L1 to 15 GeV

3 usec

2.2/seed, 1.1 /cluster

average seeds is 3 -> 6 at high lum

more lum dependent than electron

therefore, distribution is broader than for electrons



## Cal Preprocessor Timing ( $\mu$ sec)

	Electrons	Jets
Buffer Fill	13-50	13-50
Unpack L1 Seeds	2	2
Algorithm	3-10	8-30
Output	5	5

D0 / Michigan State University

2/25/98

9

2nd figure is for 132 nsec bunch spacing

Data input speed independent of processor; other factors scale

Times scaled from a model 300 Alpha, about 100 MIPS / 2 ~ M700

should be at least 1.5 X latest chip Vs. M700

in addition, UNIX C faster than VMS C

I have applied that scaling factor here

## L2 $\mu$ Preprocessor

- Capture data in L2 buffers
- transfer nonzero to DSPs  
128 per commercial VME card
- DSP for each region  
does fixed # of combinations
- Segment before, after Toroid  
Joined by Global Processor
- Runs in Constant time
- Does not use L1 seeds  
so better  $\epsilon$  for untriggered  $\mu$

D0 / Michigan State University

2/25/98

10

### CENTRAL

Rejection is 7.8 track, 5 for scint (tho not indep)  
efficiency on Run 1 data is 95% track, 99% scint

## L2 $\mu$ Layout

---

## $\mu$ Algorithm

- capture data <20  $\mu$  sec>
- transfer to DSP <20  $\mu$  sec>
- Histogram all combinations of hits in region local straight line coordinates (r-  $\phi$ , r- z)
- pick best position, slope if any (fixed 30  $\mu$  sec)
- format output <20  $\mu$  sec>

## Details of L2 $\mu$

- Segment carries scintillator time
- Delta-times used for  $r$ - $\phi$
- Efficiency:  
95% for tracks, 99% for scint
- Rejection:  
7.8 for track, 5 for scint
- Algorithm tested on Run 1
- Forward: similar, but  
resolution from tubes, not T

## Global Processor

- Fill Buffers during Processing
  - test Preprocessor candidates
  - lists for each L1 trigger fired:
- validate candidates, e.g..
  - $\mu$  segments  $\rightarrow$  tracks ;  $p_T > \text{cut}$
  - $e > \text{thresholds for this L1 trigger}$
- $e = \text{cal} + \text{track} + \text{preshower}$
- combine  $e$ , jet,  $\mu$
- cut on masses,  $\Delta\eta$ ,  $\Delta\phi$ ...
- Single RISC processor
  - 2 on same event if needed

## Global Processor Timing

- Data input: < 3  $\mu$ sec
- .5-1.0  $\mu$ sec / object
- 2-3 objects X few triggers  
=> 10  $\mu$ sec / event
- 10  $\mu$ sec for formatting
- Total of 25  $\mu$ sec (currently  
known tasks)

D0 / Michigan State University

2/25/98

15

256 B/80 MB/sec = 3 usec or so (u is worst case)

Here timing is on M300/2, VMS C, so really expect \* 1.5 better

but beware, this is 2\* as fast as CDF saw for real  
room for expansion here

mu track matching NOT included so far

## L2 Global Data Inputs (per "typical" event)

e: 2 X 12 B =	24 B
j: 4 X 8B =	32 B
CFT: 10 X 8B =	80 B
includes preshower	
muon: 16 X 16B =	256B
FPS: 5 X 4B =	20B
CPS: 5 X 4B =	20B
SVX(?) 10 * 16B =	160B
Total	450-600B
	= 5 MB/sec

D0 / Michigan State University

2/25/98

16

Put Dan Owen's list here

This is still 5-10 MB/sec



## Processor Choices

- RISC
  - if need code flexible
  - if a few processors enough
  - » CAL e, CAL jet
  - » Global
- DSP
  - if massive parallelism needed
  - fixed execution time, candidates
  - »  $\mu$ , r- $\phi$ , u-v

## RISC processor

- Shared with CDF / U of M
- fastest DEC ALPHA
- I/O is 15 custom DMA
- up to 7 processors/crate  
see data on 320 MB/s bus
- input buffers in memory  
read buffer by flip of pointer
- VME mechanics, download
  - » use for Cal Preprocessors  
and Global Processor

D0 / Michigan State University

2/25/98

18

CDF is 21064 at 150 MHz 7 ns/instruction cycle, 2 inst/cycle  
equiv to M400 workstation, so faster than our M300 by  
perhaps 1.3 - 1.5  
our M300 was in the 80-90 Specint range I think  
next is 21164 at 400 MHz, 2.5 / inst cycle, 4 instructions/cycle,  
L2 cache on chip  
500 Specint92  
Therefore about 5\* faster than our M300 times  
we have taken a factor of 2 of out of this 5  
SO SHOULD STILL BE X 2.5 faster than  
these numbers!!!!  
guess 80 MB/ DMA engine; if 100 ns/xfer, 4B/xfer would be 40 MB/s  
each

## Queuing Simulations

- Main Tool is RESQ
- For Exponential Processing time:
  - Check with Analytical results for single queues
  - Check with Numerical results for coupled queues
- Fixed times give lower deadtimes than Exponential for same mean time
  - » Actual: Fixed + Exponential

## Our Reference conditions

- Input Buffering

Cal 25 Fixed

$\mu$  30 Exp

Track 8 Exp

- Preprocessing

e, j 10 + Exp(50)

$\mu$  30 + Exp(40)

Track 10 + Exp(40)

- Global

15 + Exp(50)

at 396, CAL could go up to 50, a problem unless more buffering applied

e and j are probably both pessimistic

mu is probably about right, tho exponential is perhaps harsh for both track and mu

50 seems pretty generous for Global

## Queuing Results

- Nominal budget: 100  $\mu$ sec
- Preprocessors: several:  
interplay => stay further  
from budget, or more buffers
  - » 12 buffers, 50-70  $\mu$ sec max
- Global: single =>  
can go closer to budget
  - » 4 buffers, 60-70  $\mu$ sec max

## L2 Cost Estimate

Muon Preprocessor	\$340 K
e, jet Preprocessors	\$270 K
r- $\phi$ Track Preproc.	\$170 K
u-v Track Preproc.	\$450 K
Global Processor	\$170 K
<hr/>	<hr/>
Total	\$1400 K

D0 / Michigan State University

2/25/98

22

additional RISC board is about 20K

15 year FTE engineering

put detailed costs here

Commercial DSP

Shared VME/RISC with large I/O bandwidth

## L2 Summary

---

- Architecture Chosen
  - minimize data flow
  - timing, buffer limits understood
  - timing studies show achievable
- RISC shared with CDF
  - flexible code, a few processors
  - Global, Cal Preprocessors
- DSP commercial (CNAPS ?)
  - fixed time parallel algorithms
  - $\mu$ , tracking Preprocessors

## L2 Summary, 2

---

- Preprocessors  
12 -16 buffers, 50-70  $\mu$ sec
- Global processor  
4-16 buffers, 50-70  $\mu$ sec
- Budget: \$1.4 M



## Conclusion

---

- L2 studied with enough detail to understand problems and their solutions
- L2 already approved in principle
- L2 necessary, given D0 bandwidth goals

## SVX L2 trigger: Physics motivation

- Group studying (Winer et al)
  - » Improve  $p_T$  resolution (e,  $\mu$ )
  - » soft multileptons (SUSY)
  - » tau, all Jets ( $H_T$  cut)
  - » Single Top (and  $\Gamma_t$ )
  - » single  $\mu$  reduce to b  $\rightarrow$   $\mu$   
or b,  $\mu$  on opposite sides
  - » similarly for  $\mu\mu$
  - » stop  $\rightarrow$  jets with b tag
  - » b  $\bar{b}$  jet or dijet
- Fits smoothly into L2 design

## CFT uv Algorithm

- buffer in uv data, r- $\phi$  L1 info
- form xuv combinations
- find z of uv pairs
- buffer r-z hits
- send each combination of z hits/layers to a DSP
- DSP farm calculates  $\chi^2$ , z intercepts in parallel

D0 / Michigan State University

2/25/98

27

rejects combinatorics by factor of 20

efficiency of 95% for < 4 interactions, 85-90% for lum-wtd

maybe better if allow more tracks than 2/region: slower  
than for L1

trigger on 2-tracks at 8 X 3 GeV of L1 < 1 KHz if L1 device