


ADF-2 PAL VME Invalid Cycle Timing Diagram



* 747 This signal represents the assertion of 1 of writing clock signals OCB_WRITE_STROBE_B and DAC_SERIAL_DATA_CLOCK are active on the falling edge and CNFG_CLOCK is active on the rising edge.