At power up the TLC7705’s RESET output signal goes HIGH and its RESET* output signal goes LOW.
These levels are defined as soon as VCC_LOGIC is > 2.0 Volts.
 Later when RESIN signal from the previous slot goes LOW this will cause RESIN* to the TLC7705 to go HIGH.
 RESIN* going HIGH, with SENSE Input > 4.55 Volts, causes the TLC7705 to begin a 200 msec delay period.
 At the conclusion of this delay period: the TLC7705’s RESET output will go LOW and its RESET* output will go HIGH.
The RESET output signal going LOW is passed (over the bus) to the next card slot where it causes that card to begin its 200 msec delay period.
The RESET* output signal going HIGH is connected to the DC/DC Converters where it enables them to run.

Revision Data: 8-APR-2005