


1	2	3	4	5	6	7	8	
D	C	B	A					
<p>133</p> <p>CON160P UME160 PC Z1 UME_MPR</p> <p>LOCATI05=UME_64X_J1 D1 UME_VPC_MFBL</p> <p>CON160P UME160 PC Z2 UME_GND</p> <p>LOCATI04=UME_64X_J1 D2 UME_GND_MFBL</p> <p>CON160P UME160 PC Z3 UME_MCLK</p> <p>LOCATI05=UME_64X_J1 D3 UME_PV1</p> <p>CON160P UME160 PC Z4 UME_GND</p> <p>LOCATI06=UME_64X_J1 D4 UME_PV2</p> <p>CON160P UME160 PC Z5 UME_MSD</p> <p>LOCATI05=UME_64X_J1 D5 UME_RSUUK<0></p> <p>CON160P UME160 PC Z6 UME_GND</p> <p>LOCATI08=UME_64X_J1 D6 UME_NN1</p> <p>CON160P UME160 PC Z7 UME_MMD</p> <p>LOCATI05=UME_64X_J1 D7 UME_NN2</p> <p>CON160P UME160 PC Z8 UME_GND</p> <p>LOCATI03=UME_64X_J1 D8 UME_RSUUK<1></p> <p>CON160P UME160 PC Z9 UME_MCTL</p> <p>LOCATI04=UME_64X_J1 D9 UME_GEOP_B</p> <p>CON160P UME160 PC Z10 UME_GND</p> <p>LOCATI08=UME_64X_J1 D10 UME_GEO_B<<0></p> <p>CON160P UME160 PC Z11 UME_RESP_B</p> <p>LOCATI05=UME_64X_J1 D11 UME_GEO_B<<1></p> <p>CON160P UME160 PC Z12 UME_GND</p> <p>LOCATI08=UME_64X_J1 D12 UME_3V3</p> <p>CON160P UME160 PC Z13 UME_RSUBUS<0></p> <p>LOCATI05=UME_64X_J1 D13 UME_GEO_B<<2></p> <p>CON160P UME160 PC Z14 UME_GND</p> <p>LOCATI08=UME_64X_J1 D14 UME_3V3</p> <p>CON160P UME160 PC Z15 UME_RSUBUS<1></p> <p>LOCATI05=UME_64X_J1 D15 UME_GEO_B<<3></p> <p>CON160P UME160 PC Z16 UME_GND</p> <p>LOCATI08=UME_64X_J1 D16 UME_3V3</p> <p>CON160P UME160 PC Z17 UME_RSUBUS<2></p> <p>LOCATI05=UME_64X_J1 D17 UME_GEO_B<<4></p> <p>CON160P UME160 PC Z18 UME_GND</p> <p>LOCATI08=UME_64X_J1 D18 UME_3V3</p> <p>CON160P UME160 PC Z19 UME_RSUBUS<3></p> <p>LOCATI05=UME_64X_J1 D19 UME_RSUBUS<10></p> <p>CON160P UME160 PC Z20 UME_GND</p> <p>LOCATI08=UME_64X_J1 D20 UME_3V3</p> <p>CON160P UME160 PC Z21 UME_RSUBUS<4></p> <p>LOCATI05=UME_64X_J1 D21 UME_RSUBUS<11></p> <p>CON160P UME160 PC Z22 UME_GND</p> <p>LOCATI08=UME_64X_J1 D22 UME_3V3</p> <p>CON160P UME160 PC Z23 UME_RSUBUS<5></p> <p>LOCATI05=UME_64X_J1 D23 UME_RSUBUS<12></p> <p>CON160P UME160 PC Z24 UME_GND</p> <p>LOCATI08=UME_64X_J1 D24 UME_3V3</p> <p>CON160P UME160 PC Z25 UME_RSUBUS<6></p> <p>LOCATI05=UME_64X_J1 D25 UME_RSUBUS<13></p> <p>CON160P UME160 PC Z26 UME_GND</p> <p>LOCATI08=UME_64X_J1 D26 UME_3V3</p> <p>CON160P UME160 PC Z27 UME_RSUBUS<7></p> <p>LOCATI05=UME_64X_J1 D27 UME_LI_I_B</p> <p>CON160P UME160 PC Z28 UME_GND</p> <p>LOCATI08=UME_64X_J1 D28 UME_3V3</p> <p>CON160P UME160 PC Z29 UME_RSUBUS<8></p> <p>LOCATI05=UME_64X_J1 D29 UME_LI_O_B</p> <p>CON160P UME160 PC Z30 UME_GND</p> <p>LOCATI08=UME_64X_J1 D30 UME_3V3</p> <p>CON160P UME160 PC Z31 UME_RSUBUS<9></p> <p>LOCATI04=UME_64X_J1 D31 UME_GND_MFBL</p> <p>CON160P UME160 PC Z32 UME_GND</p> <p>LOCATI08=UME_64X_J1 D32 UME_VPC_MFBL</p>								

MODIFICATIONS	11/2002	DATE	DENIS CALVET
CEA DAPNIA/SEDI			DESINE PAR
IL N'EST PERMIS D'UTILISER CE Dessin QU'AVEC LICENCE SPECIALE (LOT DU 11/2/1987)			
PROJET:	DZERO		NUMERO CIRCUIT
ENSEMBLE:	ADF BOARD		NUMERO PLANCHE
SOUS/ENS:	UME_I1_ROW_7_D		2


D	16	7	5	4	3	2	1
D	17	7	5	4	3	2	1
C	18	7	5	4	3	2	1
B	19	7	5	4	3	2	1
A	20	7	5	4	3	2	1

VME_GND ———— **ALIAS** ———— BLS_SHIELD


MODIFICATIONS	11/2002	DATE	DENIS CALVET
CEA DAPNIAZSEDI		DESIGNE PAR	
IL N'EST PERMIS D'UTILISER CE DESSIN QU'AVEC LICENCE SPECIALE (LOT DU 11/2/1987)			
PROJET: DZERO		NUMERO CIRCUIT	
ENSEMBLE: ADF BOARD		NUMERO PLANCHE	4
SOUS/ENS: VME_12_ROW_7_D			






MODIFICATIONS	11/2002	DENIS CALVET
DESIGNER	CEA DAPNIA/SEDI	DESIGNE PAR
PROJET	DZERO L1 CAL RUN IIB	NUMERO
ENSEMBLE	ADF BOARD	CIRCUIT
SOUS-ENSEMBLES	VME INTERFACE	NUMERO
		PLANCHE
		6



051
DIP
54MHZ
130




IC41
TFFP
P
I 1



I29
VME_SYRESET_B
GLUE_RESET_B

MODIFICATIONS	11/2002	DENIS CALVET
CEA DAPNIA/SEDI	DATE	DESSINE PAR
PROJET: DZERO L1 CAL RUN IIB		
ENSEMBLE: ADF BOARD	NUMERO	7
SOUS/ENS: VME INTERFACE	NUMERO	ALPHABE



- Q<OPORT<2<2> ALIAS FPGA_RESET
- FPGA_CS_B_F0 ALIAS FPGA_CS_B<0>
- FPGA_CS_B_F1 ALIAS FPGA_CS_B<1>
- FPGA_CS_B_F2 ALIAS FPGA_CS_B<2>
- FPGA_CS_B_F3 ALIAS FPGA_CS_B<3>

- UME_GEO_B<0> ALIAS SLOT_GEO_B<0>
- UME_GEO_B<1> ALIAS SLOT_GEO_B<1>
- UME_GEO_B<2> ALIAS SLOT_GEO_B<2>
- UME_GEO_B<3> ALIAS SLOT_GEO_B<3>
- UME_GEO_B<4> ALIAS SLOT_GEO_B<4>


MODIFICATIONS	DATE	DENIS CALVET
CEA DAPNIA/SEDI		DESSINE PAR
PROJET: DZERO L1 CAL RUIN I1B		
ENSEMBLE: ADF BOARD		
SOUS-ENS: UME INTERFACE		
NUMERO		NUMERO
ALPHABE		ALPHABE

B	7	6	5	4	3	2	1
	GND_LOGIC	1	LOCATION=J_DBG_VME	2	LOCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<0>	3	OCATION=J_DBG_VME	4	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<1>	4	OCATION=J_DBG_VME	5	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<2>	5	OCATION=J_DBG_VME	6	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<3>	6	OCATION=J_DBG_VME	7	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<4>	7	OCATION=J_DBG_VME	8	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<5>	8	OCATION=J_DBG_VME	9	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<6>	9	OCATION=J_DBG_VME	10	OCATION=J_DBG_VME	CON100P	M50
	DATA_BUS_3V3<7>	10	OCATION=J_DBG_VME	11	OCATION=J_DBG_VME	CON100P	M50
	GND_LOGIC	19	OCATION=J_DBG_VME	20	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<17>	21	OCATION=J_DBG_VME	22	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<18>	22	OCATION=J_DBG_VME	23	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<19>	23	OCATION=J_DBG_VME	24	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<20>	24	OCATION=J_DBG_VME	25	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<21>	25	OCATION=J_DBG_VME	26	OCATION=J_DBG_VME	CON100P	M50
	ADDR_BUS_3V3<22>	26	OCATION=J_DBG_VME	27	OCATION=J_DBG_VME	CON100P	M50
	GND_LOGIC	34	OCATION=J_DBG_VME	35	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<8>	36	OCATION=J_DBG_VME	37	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<9>	37	OCATION=J_DBG_VME	38	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<10>	38	OCATION=J_DBG_VME	39	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<11>	39	OCATION=J_DBG_VME	40	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<12>	40	OCATION=J_DBG_VME	41	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<13>	41	OCATION=J_DBG_VME	42	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<14>	42	OCATION=J_DBG_VME	43	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<15>	43	OCATION=J_DBG_VME	44	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<16>	44	OCATION=J_DBG_VME	45	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<17>	45	OCATION=J_DBG_VME	46	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<18>	46	OCATION=J_DBG_VME	47	OCATION=J_DBG_VME	CON100P	M50
	DBG_BUS_3V3<19>	47	OCATION=J_DBG_VME	48	OCATION=J_DBG_VME	CON100P	M50
	RDB_WR_OUT	51	OCATION=J_DBG_VME	52	OCATION=J_DBG_VME	CON100P	M50
	GLUE_CLK	52	OCATION=J_DBG_VME	53	OCATION=J_DBG_VME	CON100P	M50
	GLUE_LACK_B	53	OCATION=J_DBG_VME	54	OCATION=J_DBG_VME	CON100P	M50
	GLUE_PEN_B	54	OCATION=J_DBG_VME	55	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<0>	56	OCATION=J_DBG_VME	57	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<1>	57	OCATION=J_DBG_VME	58	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<2>	58	OCATION=J_DBG_VME	59	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<3>	59	OCATION=J_DBG_VME	60	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<4>	60	OCATION=J_DBG_VME	61	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<5>	61	OCATION=J_DBG_VME	62	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<6>	62	OCATION=J_DBG_VME	63	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<7>	63	OCATION=J_DBG_VME	64	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<8>	64	OCATION=J_DBG_VME	65	OCATION=J_DBG_VME	CON100P	M50
	D_PORT<9>	65	OCATION=J_DBG_VME	66	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<0>	67	OCATION=J_DBG_VME	68	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<1>	68	OCATION=J_DBG_VME	69	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<2>	69	OCATION=J_DBG_VME	70	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<3>	70	OCATION=J_DBG_VME	71	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<4>	71	OCATION=J_DBG_VME	72	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<5>	72	OCATION=J_DBG_VME	73	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<6>	73	OCATION=J_DBG_VME	74	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<7>	74	OCATION=J_DBG_VME	75	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<8>	75	OCATION=J_DBG_VME	76	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<9>	76	OCATION=J_DBG_VME	77	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<10>	77	OCATION=J_DBG_VME	78	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<11>	78	OCATION=J_DBG_VME	79	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<12>	79	OCATION=J_DBG_VME	80	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<13>	80	OCATION=J_DBG_VME	81	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<14>	81	OCATION=J_DBG_VME	82	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<15>	82	OCATION=J_DBG_VME	83	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<16>	83	OCATION=J_DBG_VME	84	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<17>	84	OCATION=J_DBG_VME	85	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<18>	85	OCATION=J_DBG_VME	86	OCATION=J_DBG_VME	CON100P	M50
	O_PORT<19>	86	OCATION=J_DBG_VME	87	OCATION=J_DBG_VME	CON100P	M50
	GND_LOGIC	88	OCATION=J_DBG_VME	89	OCATION=J_DBG_VME	CON100P	M50
	GND_LOGIC	89	OCATION=J_DBG_VME	90	OCATION=J_DBG_VME	CON100P	M50
	GND_LOGIC	90	OCATION=J_DBG_VME	91	OCATION=J_DBG_VME	CON100P	M50
	HSRAMPEN_FPGA	91	OCATION=J_DBG_VME	92	OCATION=J_DBG_VME	CON100P	M50


I 58

I 11

MODIFICATIONS	01/2003	DENTS CALVET
CEA DAPNIA/SEDI	DATE	DESSINE PAR
IL N'EST PAS EN DROIT DE DESSIN QU'APRES AVOIR OBTENU LA PERMISSEION DE LA DIRECTION GÉNÉRALE DE LA RECHERCHE ET DE LA TECHNOLOGIE		
PROJET: DZERO L1 CAL RUN IIB	NUMERO	
ENSEMBLE: ADF BOARD	CIRCUIT	
SOUS-ENSEM: DEBUG VME INTERFACE	NUMERO	
	PLANACHE	




NOTIFICATIONS	11/20/02	DENIS CALVET
CEA DAPNIA/2ED1	DATE	BESINE PNB
In view of the contract & design signed between CEA and the customer.		
PROJECT: UZ000: C1: CAL: PNB: T1B		
ENSEMBLE: AD: BOARD		
SUSZENS: FT: FGA: #8		
		NUMERO
		NUMERO




NOTIFICATIONS	DATE	DENIS CALVET
CEA DAPNIA/2ED1		BESINE PNB
Le plan ci-dessus constitue le dessin officiel de la carte et sera utilisé pour la fabrication de la carte.		
PROJET : UZS00 - L1 - CPL - PART 11B		
ENSEMBLE : ADP - BOARD		
SUSCENSEN : FT - TR - FE8A - 1		
		11
		11


UCCINT_F0<15..1>




UCCO_0_F0<5..1>




UCCO_1_F0<5..1>




UCCO_2_F0<5..1>




UCCO_3_F0<5..1>




UCCO_4_F0<5..1>




UCCO_5_F0<5..1>




UCCO_6_F0<5..1>




UCCO_7_F0<5..1>



UCCO_8_F0<5..1>



MODIFICATIONS	12/2002	DATE	DENIS CALVET
CEA DAPNIA/SEDI		DESSINE PAR	
IL N°051 PERMIS D'UTILISER CE Dessin POUR UNE LICENCE SPECIALE (LOT DU 11/2/1987)			
PROJET:	DZERO L1 CAL RUN I1B	NUMERO	
ENSEMBLE:	ADF BOARD	CIRCUIT	
SOUS-ENSEMBLE:	FPGA #0 DECOUPLING	NUMERO	14
		PLANCHE	



VCCAUX_F0<B..1>

VCCAUX_F1<B..1>

GND_LOGIC_F0<S2..1>

GND_LOGIC_F1<S2..1>


00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	

- PARDWN_B_FPGA <ALIAS> EV3_LOGIC
- VBATT_FPGA <ALIAS> EV3_LOGIC
- VCC0_0 <ALIAS> EV3_LOGIC
- VCC0_1 <ALIAS> EV3_LOGIC
- VCC0_2 <ALIAS> EV3_LOGIC
- VCC0_3 <ALIAS> EV3_LOGIC
- VCC0_4 <ALIAS> EV3_LOGIC
- VCC0_5 <ALIAS> EV3_LOGIC
- VCC0_6 <ALIAS> EV3_LOGIC
- VCC0_7 <ALIAS> EV3_LOGIC
- VCCAUX <ALIAS> EV3_LOGIC


- FPGA_CHIP_ID_F0<1> I273 == GND_LOGIC
- FPGA_CHIP_ID_F0<0> I274 == GND_LOGIC
- FPGA_CHIP_ID_F1<1> I275 == GND_LOGIC
- FPGA_CHIP_ID_F1<0> I276 == EV3_LOGIC

MODIFICATIONS	12/2002	DATE	DENIS CALVET
CEA DAPNIA/SEDI		DESIGNE PAR	
PROJET: DZERO L1 CAL RUN I1B		NUMERO	
ENSEMBLE: ADF BOARD		CIRCUIT	
SOUS/ENS:FEGA_#0_1_GND		NUMERO	15
		PLANCHE	




MODIFICATIONS	12/2002	DENIS CALVET
CEA DARNIAT/SEDI	DATE	DESSINE PAR
IL N'EST PERMIS D'UTILISER CE DESIN QU'AVEC LICENCE SPECIALE (LOT DU 11/2/1987)		
PROJET:	DZERO L1 CAL RUN IIB	NUMERO CIRCUIT
ENSEMBLE:	ADF BOARD	NUMERO PLANCHE
SOUS-ENSEMBLE:	FPGA #1 DECOUPLING	16


UCCINT_F2<15..1>




UCCO_0_F2<5..1>




UCCO_1_F2<5..1>




UCCO_2_F2<5..1>




UCCO_3_F2<5..1>




UCCO_4_F2<5..1>




UCCO_5_F2<5..1>




UCCO_6_F2<5..1>




UCCO_7_F2<5..1>




UCCO_8_F2<5..1>



MODIFICATIONS	12/2002	DENIS CALVET
DESIGNE PAR		
CEA DAPNIA/SEDI		
IL N°657 PERMIS D'UTILISER CE DESIN D'UN ACC LIGENDE SPECIALE (LOT DU 11/2/1987)		
PROJET: DZERO L1 CAL RUN I1B		
ENSEMBLE: ADF BOARD		
NUMERO		
NUMERO		
PLANCHE		1B






PLACE SER_CLOCK TERM RESISTORS
 USE 100 OHMS TRACES

GND_PLL ALIAS GND_LOGIC
 GND_LVDS ALIAS GND_LOGIC
 3V3_PLL ALIAS 3V3_LOGIC
 3V3_LVDS ALIAS 3V3_LOGIC

MODIFICATIONS	12/2002	DATE	DENIS CALVET
CEA DAPNIA/SEDI		DESIGNE PAR	
IL NEET ADAPTIS D'UTILISER CE DESIGN QU'APRES LICENCE SPECIALE A331 DU 11/02/1997.			
PROJET: DZERO L1 CAL RUN I1B		NUMERO	
ENSEMBLE: ADF BOARD		CIRCUIT	
SOUS-ENSEM: OUTPUT LINK 0, 1, 2		NUMERO	22
		PLANCHE	



FRONT PANEL LEDES

LEDES NOT ON FRONT PANEL

MODIFICATIONS	12/2002	DENIS CALVET
DESIGNER	CEA DAPNIA/SEDI	DESIGNE PAR
IL NE S'EST AGISSI EN QUALITE DE DESIGN QU'APRES AVOIR LIEU LE 11/02/1997.		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS-ENS:	JTAG, LEDES, MISC.	NUMERO
		PLANCHE
		26

FRONT PANEL LIGHT REFLECTOR

BAROGRAPH	104
INCHES	2 1/2
MM	63.5

JUMPER UNPOPULATED FPGAS FOR CLOSING JTAG CHAIN



8	7	6	5	4	3	2	1						
D	<p>I17 100 R377 [0503] 5% 0.063M</p> <p>I5 47K R250V3-LOGIC [0503] 5% 0.063M</p> <p>I18 100 R391 [0503] 5% 0.063M</p> <p>I10 100 R402 [0503] 5% 0.063M</p> <p>I11 100 R412 [0503] 5% 0.063M</p>	<p>I17 100 R135 [0503] 5% 0.063M</p> <p>I113 47K R149V3-LOGIC [0503] 5% 0.063M</p> <p>I16 100 R110 [0503] 5% 0.063M</p> <p>I15 100 R112 [0503] 5% 0.063M</p> <p>I14 100 R117 [0503] 5% 0.063M</p> <p>I12 100 R105 [0503] 5% 0.063M</p> <p>I30 100 R119 [0503] 5% 0.063M</p> <p>I31 100 R126 [0503] 5% 0.063M</p> <p>I32 100 R127 [0503] 5% 0.063M</p>	<p>I123 100 R77 [0503] 5% 0.063M</p> <p>I19 47K R53V3-LOGIC [0503] 5% 0.063M</p> <p>I20 100 R53 [0503] 5% 0.063M</p> <p>I18 100 R70 [0503] 5% 0.063M</p> <p>I33 100 R59 [0503] 5% 0.063M</p> <p>I34 100 R64 [0503] 5% 0.063M</p> <p>I35 100 R72 [0503] 5% 0.063M</p>	<p>I29 100 R34 [0503] 5% 0.063M</p> <p>I25 47K R59V3-LOGIC [0503] 5% 0.063M</p> <p>I28 100 R12 [0503] 5% 0.063M</p> <p>I27 100 R11 [0503] 5% 0.063M</p> <p>I26 100 R31 [0503] 5% 0.063M</p> <p>I24 100 R30 [0503] 5% 0.063M</p> <p>I36 100 R32 [0503] 5% 0.063M</p> <p>I37 100 R32 [0503] 5% 0.063M</p> <p>I38 100 R35 [0503] 5% 0.063M</p>	<p>SCLIF_CLK7_N_F0</p> <p>SCLIF_CLK7_P_F0</p> <p>SCLIF_CABLE_REM_B_F0</p> <p>SCLIF_CMDD_IN_N_F0</p> <p>SCLIF_CMDD_IN_P_F0</p> <p>SCLIF_SPARE_N_F0</p> <p>SCLIF_SPARE_P_F0</p> <p>DBG_IN_LLVD5_AN_F0</p> <p>DBG_IN_LLVD5_AP_F0</p> <p>SCLIF_BUSY_B_OUT_N_F1</p> <p>SCLIF_BUSY_B_OUT_P_F1</p> <p>SCLIF_ERR_B_OUT_N_F1</p> <p>SCLIF_ERR_B_OUT_P_F1</p> <p>SCLIF_CMDU_OUT_N_F1</p> <p>SCLIF_CMDU_OUT_P_F1</p>			<p>SCLIF_CLK7_N_F2</p> <p>SCLIF_CLK7_P_F2</p> <p>SCLIF_CABLE_REM_B_F2</p> <p>SCLIF_CMDD_IN_N_F2</p> <p>SCLIF_CMDD_IN_P_F2</p> <p>SCLIF_STRIG_B_N_F2</p> <p>SCLIF_STRIG_B_P_F2</p> <p>SCLIF_SPARE_N_F2</p> <p>SCLIF_SPARE_P_F2</p> <p>DBG_IN_LLVD5_AN_F2</p> <p>DBG_IN_LLVD5_AP_F2</p> <p>SCLIF_BUSY_B_OUT_N_F2</p> <p>SCLIF_BUSY_B_OUT_P_F2</p> <p>SCLIF_ERR_B_OUT_N_F2</p> <p>SCLIF_ERR_B_OUT_P_F2</p> <p>SCLIF_CMDU_OUT_N_F2</p> <p>SCLIF_CMDU_OUT_P_F2</p>			<p>SCLIF_CLK7_N_F3</p> <p>SCLIF_CLK7_P_F3</p> <p>SCLIF_CABLE_REM_B_F3</p> <p>SCLIF_CMDD_IN_N_F3</p> <p>SCLIF_CMDD_IN_P_F3</p> <p>SCLIF_STRIG_B_N_F3</p> <p>SCLIF_STRIG_B_P_F3</p> <p>SCLIF_SPARE_N_F3</p> <p>SCLIF_SPARE_P_F3</p> <p>DBG_IN_LLVD5_AN_F3</p> <p>DBG_IN_LLVD5_AP_F3</p> <p>SCLIF_BUSY_B_OUT_N_F3</p> <p>SCLIF_BUSY_B_OUT_P_F3</p> <p>SCLIF_ERR_B_OUT_N_F3</p> <p>SCLIF_ERR_B_OUT_P_F3</p> <p>SCLIF_CMDU_OUT_N_F3</p> <p>SCLIF_CMDU_OUT_P_F3</p>		
D													
C													
B													
A													

50 OHMS TRACES ON ALL SCLIF TRACES EXCEPT SCLIF_CABLE_LOC_B AND SCLIF_CABLE_REM_B
SCLIF SIGNALS _F1, _F2, _F3 UNUSED










12/2002	DENIS CALVET
DATE	DESSINE PAR
CEA DAPNIA/SEDI	
IL N°07 PERMIS D'UTILISER CE DESSIN QU'APRES LICENCE SPECIALE 030 DU 11/02/1987	
PROJET: DZERO L1 CAL RUIN I1B	NUMERO
ENSEMBLE: ADF BOARD	CIRCUIT
SOUS/ENS: SCLIF CABLE	NUMERO
	PLANCHE 27

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


SET USE_EXT_CLK TO 3V3 TO USE EXTERNAL CLOCK
 PROVIDE EXTERNAL CLOCK ON CLK_BC_EXT_F0 OR WIRE TO WCLK_DB_F0
 PULL UP M0 AND DOWN M1 FOR CONFIGURATION BY JTAG




PLACE TERM RESISTOR
 CLOSEST TO FPGA
 USE 100 OHMS TRACES




MODIFICATIONS	12/2002	DATE	DENIS CALVET
CEA DAPNIA/SEDI		DESIGNE PAR	
IL NEET AGENTS D'UTILISER CE DESIGN QU'APRES LICENCE SPECIALE A331 DU 11/07/1997.			
PROJET: DZERO L1 CAL RUIV I1B		NUMERO	26
ENSEMBLE: ADF BOARD		CIRCUIT	
SOUS-ENS: DEBUG CONNECTOR		NUMERO	26
		ALPHABE	






MODIFICATIONS	01/2003	DATE	DENIS CALVET
DESSINE PAR			
CEA DAPNIA/SEDI	IL N°031 RECHERCHES D'ÉLECTRONIQUE NUMÉRIQUE		
PROJET: DZERO	CIRCUIT		
ENSEMBLE: ADF BOARD	NUMERO		
SOUS/SYNS: DC/DC	NUMERO		
	PLANCHE		




79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
IL N'EST PERMIS D'UTILISER CE DESSIN QU'AVEC LICENCE SPECIALE LOTI DU 11/2/1987.		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO
ENSEMBLE:	ADP BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 0-1	NUMERO
		PLANCHE
		40




PLACE TERM RESISTORS CLOSEST TO FPGA USE 100 OHMS TRACES



79 OHMS TRACES ON ALL BLS_ SIGNALS MATCH LENGTH OF _P AND _N SIGNAL TRACES THERMAL PAD BELOW CASE




MODIFICATIONS	DATE	DENIS CALVET
CEA DAPNIA/SEDI	11/2002	DESINE PAR
LE N°02 PERMIS D'UTILISER CE DESSIN POUR ACC LIGIERE SPECIALE LOT 01 11/2/1987.		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC_CHANNEL_2-3	NUMERO
		PLANCHE
		41



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
CLOSEST TO FPGA
USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESIGNE PAR
CEA DARNIAT/SEDI		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 4-5	NUMERO
		PLANCHE



79 OHMS TRACES ON ALL BLS_ SIGNALS
 MATCH LENGTH OF _P AND _N SIGNAL TRACES
 THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
 CLOSEST TO FPGA
 USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 6-7	NUMERO
		PLANCHE
		43



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
CLOSEST TO PADS
USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
IL N°057 PERMIS D'UTILISER CE DESSIN POUR ACC LIGIERE SPECIALE LOT 01 11/2/1987.		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 8-9	NUMERO
		PLANCHE
		44



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
CLOSEST TO FPGA
USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESIGNE PAR
CEA DAPNIA/SEDI		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 10-11	NUMERO
		PLANCHE
		45



1 2 3 4 5 6 7 8
 A B C D

MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPHNIA/SEDI		
PROJET:	DZERO L1 CAL RUN I1B	
ENSEMBLE:	ADF BOARD	
NUMERO		CIRCUIT
NUMERO	12-13	PLANCHE
NUMERO	45	


2		
	3	4
	5	6
	7	8



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE


PLACE TERM RESISTORS
CLOSEST TO PADS
USE 100 OHMS TRACES

MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
IL N°057 PERMIS D'UTILISER CE DESSIN POUR UN PROJET PARTICULIER. LE N°057 EST UN PROJET PARTICULIER. LE N°057 EST UN PROJET PARTICULIER.		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 14-15	NUMERO
		PLANCHE
		47



79 OHMS TRACES ON ALL BLS_ SIGNALS
 MATCH LENGTH OF _P AND _N SIGNAL TRACES
 THERMAL PAD BELOW CASE


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
IL N°02 PERMIS D'UTILISER CE DESSIN POUR UNE LICENCE SPECIALE LOTI DU 11/2/1987.		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS-ENSEMBLE:	ADC CHANNEL 16-17	NUMERO
		PLANCHE
		4B



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
CLOSEST TO PADS
USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
IL N°02 PERMIS D'UTILISER CE DESSIN POUR UN PROJET PARTICULIER. LE N°02 PERMIS D'UTILISER CE DESSIN POUR UN PROJET PARTICULIER.		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS-ENSEMBLE:	ADC CHANNEL 18-19	NUMERO
		PLANCHE
		49



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

PLACE TERN RESISTORS
CLOSE TO PINS
USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESINE PAR
CEA DAPNIA/SEDI		
IL N°057 PERMIS D'UTILISER CE DESSIN POUR UNE LICENCE SPECIALE LOTI DU 11/07/1987.		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC_CHANNEL_20-21	NUMERO
		PLANCHE
		S0




79 OHMS TRACES ON ALL BLS_ SIGNALS
 MATCH LENGTH OF _P AND _N SIGNAL TRACES
 THERMAL PAD BELOW CASE

PLACE TERM RESISTORS
 CLOSEST TO PADS
 USE 100 OHMS TRACES


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS-ENSEMBLE:	ADC CHANNEL 22-23	NUMERO
		PLANCHE
		S1






79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE

MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESIGNE PAR
CEA DAPNIA/SEDI		
IL N°057 PERMIS D'UTILISER CE DESIGN D'UN ACCES SPECIALE LOTI DU 11/2/1987.		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC_CHANNEL_26-27	NUMERO
		PLANCHE
		53




MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESIGNE PAR
CEA DAPNIA/SEDI		
PROJET:	DZERO L1 CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 28-29	NUMERO
		PLANCHE
		S4



79 OHMS TRACES ON ALL BLS_ SIGNALS
MATCH LENGTH OF _P AND _N SIGNAL TRACES
THERMAL PAD BELOW CASE


MODIFICATIONS	11/2002	DENIS CALVET
DATE		DESSINE PAR
CEA DAPNIA/SEDI		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	ADC CHANNEL 30-31	NUMERO
		PLANCHE
		55

1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

MODIFICATIONS	12/2002	DATE	DENIS CALVET
CEA DARNIATSEDI			
IL N'EST PERMIS D'UTILISER CE Dessin QU'AVEC LICENCE SPECIALE LOTI DU 11/2/1987.			
PROJET:	DZERO L1 CAL RUN I1B	NUMERO CIRCUIT	
ENSEMBLE:	ADF BOARD	NUMERO PLANCHE	60
SOUS-ENSEMBLE: DAC CHANNEL 0-15			



MODIFICATIONS	01/2003	DENIS CALVET
CEA DAPNIA/SEDI	DATE	DESSINE PAR
IL N'EST PAS A UTILISER CE DESSIN QU'AVEC LICENCE SPECIALE LOTI DU 11/2/1987.		
PROJET:	DZERO LI CAL RUN IIB	NUMERO
ENSEMBLE:	ADF BOARD	CIRCUIT
SOUS/ENS:	DAC CHANNEL 16-31	NUMERO
		BRANCHE
		61