

**P160**  
**Communications Module**  
**User Guide**



**Version 2.0**  
**December 2002**

PN# DS-MANUAL-MBEXP1



---

# Table of Contents

<b>1</b>	<b>OVERVIEW .....</b>	<b>1</b>
<b>2</b>	<b>THE P160 COMMUNICATIONS MODULE BOARD .....</b>	<b>1</b>
2.1	10/100 ETHERNET.....	2
2.2	USB PORT.....	3
2.3	RS232 PORT.....	3
2.4	I2C PORT.....	4
2.5	SPI PORT .....	4
2.6	FLASH AND SRAM .....	4
2.7	PS/2 KEYBOARD INTERFACE .....	6
2.8	OPTIONAL LCD INTERFACE.....	7
2.9	COOLRUNNER CPLD .....	7
2.10	P160 COMMUNICATION MODULE SIGNAL ASSIGNMENTS .....	8
	<b>REVISION HISTORY .....</b>	<b>10</b>
	<b>APPENDIX A - P1160 COMMUNICATION MODULE (REV 2) SCHEMATICS .....</b>	<b>11</b>

## Figures

FIGURE 1 – P160 COMMUNICATIONS MODULE BOARD .....	1
FIGURE 2 – P160 COMMUNICATION MODULE BLOCK DIAGRAM.....	2
FIGURE 3 – 10/100 ETHERNET INTERFACE.....	2
FIGURE 4 – USB INTERFACE.....	3
FIGURE 5 – RS232 INTERFACE.....	4
FIGURE 6 – FLASH AND SRAM INTERFACE.....	5

## Tables

TABLE 1 – ETHERNET P IN ASSIGNMENTS .....	3
TABLE 2 – RS232 P IN ASSIGNMENTS .....	4
TABLE 3 – I2C JP6 P IN ASSIGNMENTS .....	4
TABLE 4 – SPI JP4 P IN ASSIGNMENTS.....	4
TABLE 5 – FLASH/SRAM JX P IN ASSIGNMENTS.....	5
TABLE 6 – KEYBOARD JP3 P IN ASSIGNMENTS .....	7
TABLE 7 – JP12 LCD CONNECTOR P IN ASSIGNMENTS .....	7
TABLE 8 – COOLRUNNER USER P IN ASSIGNMENTS.....	7
TABLE 9 – JX1 USER I/O CONNECTOR .....	8
TABLE 10 – JX2 USER I/O CONNECTOR .....	9

## 1 Overview

The P160 Communications Module provides a useful set of peripherals and memory banks in a small, low cost daughter card form-factor, compatible with any main system board containing the P160 expansion interface. The Spartan-II, Spartan-IIE, and Virtex-II system boards from Memec Design all include the P160 interface and can support the P160 Communications Module. If you are planning on using the P160 module with the Memec Design Virtex-II Pro board, you should verify that you have a Rev 2 version of the P160 Communications module. The Rev 2 module contains its own JTAG header and does not share the JTAG chain of the system board. Only the Memec Design Virtex-II Pro board requires this due to a special 2.5V JTAG chain.

Proper user configuration of the main system board is required to enable the P160 interface and the corresponding expansion module functions. This user guide helps provide the necessary details to develop such a configuration. Complete board schematics are provided in Appendix A for your reference.

## 2 The P160 Communications Module Board

The P160 Communications Module includes interfaces for USB, 10/100 Ethernet, RS-232, PS/2 Keyboard, I2C, SPI, and an LCD display. The module also contains both 2M x 32 Flash and 256K x 32 SRAM. Figure 1 shows the module and its corresponding components, while Figure 2 illustrates the functional block diagram.






Figure 1 – P160 Communications Module Board



**Figure 2 – P160 Communication Module Block Diagram**

## 2.1 10/100 Ethernet

The P160 Communications Module provides a 10/100 Ethernet PHY interface. The Broadcom BCM5221 implements the PHY function while the 10/100 Ethernet core must reside on the main system board, usually inside the FPGA device. The following figure shows a high-level block diagram of the 10/100 interface on the P160 Communications Module.




**Figure 3 – 10/100 Ethernet Interface**

**Table 1 – Ethernet Pin Assignments**

Signal Name	JX1 Pin #	FPGA I/O/B
PHY_RESETh	B31	O
ETH_MDIO	A13	B
ETH_MDC	B14	O
ETH_COL	B24	I
ETH_CRS	B25	I
ETH_TXD0	A21	O
ETH_TXD1	B22	O
ETH_TXD2	B23	O
ETH_TXD3	A23	O
ETH_TXEN	B21	O
ETH_TXC	A35	I
ETH_TXER	A19	O
ETH_RXD0	B17	I
ETH_RXD1	B16	I
ETH_RXD2	A15	I
ETH_RXD3	B15	I
ETH_RXDV	A17	I
ETH_RXC	A33	I
ETH_RXER	B19	I

## 2.2 USB Port


The P160 Communications Module provides a USB transceiver interface that can be used for USB end-point applications (USB master applications are not supported on this module). The P160 module utilizes the Fairchild USB1T11A device to implement the transceiver function while the USB core must reside in the FPGA on the main system board. Figure 4 shows a high-level block diagram of the USB interface.



**Figure 4 – USB Interface**

## 2.3 RS232 Port

The P160 Communications Module provides a simple RS232 port. This board utilizes the TI MAX3221 RS232 driver for driving the RD and TD signals. Figure 4 shows the RS232 interface.



**Figure 5 – RS232 Interface**

**Table 2 – RS232 Pin Assignments**

JX1 Pin #	Signal Name	JP5 Pin #
B12	RS232_TX	2
B13	RS232_RX	3

## 2.4 I2C Port

The P160 Communications Module provides one I2C port. Please refer to the P160 module connector pin assignments and schematics for more information on these signals.

**Table 3 – I2C JP6 Pin Assignments**

JP6 Pin #	Signal Name
1	I2C_DATA
2	I2C-CLK
3	GND

## 2.5 SPI Port

The P160 Communications module provides one SPI port. Please refer to the P160 module connector pin assignments and schematics for more information on these signals.

**Table 4 – SPI JP4 Pin Assignments**

JP4 Pin #	Signal Name
1	SPI_CLK
2	SPI_OUT
3	SPI_IN
4	GND

## 2.6 FLASH and SRAM

The P160 Communications Module provides 8MB of Flash (2M x 32). Two Toshiba TH50VSF2581 devices (2M x 16 each) are used to achieve this density. In addition to the Flash, these two devices provide 1MB of SRAM. The following figure shows the Flash/SRAM interface on the I/O module.






Figure 6 – Flash and SRAM Interface

Table 5 – Flash/SRAM JX Pin Assignments

Signal Name	JX Pin #	FPGA I/O/B
MEM_RESEtN	JX1-B37	O
MEM.RY/BY	JX2-A39	I
MEM.AUBn	JX1-A27	O
MEM.BUBn	JX1-B27	O
MEM.ALBn	JX1-A25	O
MEM.BLBn	JX1-B26	O
MEM.WEn	JX2-A40	O
MEM.OEn	JX2-A19	O
MEM.CEFn	JX2-B20	O
MEM.CE1Sn	JX2-A20	O
MEM_DU	JX1-B38	O
A0	JX2-B32	O
A1	JX2-A34	O
A2	JX2-A35	O
A3	JX2-B36	O
A4	JX2-A33	O
A5	JX2-A36	O
A6	JX2-A37	O
A7	JX2-A38	O
A8	JX2-A1	O
A9	JX2-A3	O
A10	JX2-B6	O
A11	JX2-B2	O

A12	JX2-A4	O
A13	JX2-A5	O
A14	JX2-A8	O
A15	JX2-B4	O
A16	JX2-B8	O
A17	JX2-B34	O
A18	JX2-B38	O
A19	JX2-A2	O
A20	JX2-B40	O
A21	JX2-A6	O
A22	JX2-A7	O
D0	JX2-A18	B
D1	JX2-A21	B
D2	JX2-A17	B
D3	JX2-B14	B
D4	JX2-A13	B
D5	JX2-A14	B
D6	JX2-A9	B
D7	JX2-A11	B
D8	JX2-B18	B
D9	JX2-A16	B
D10	JX2-B16	B
D11	JX2-A15	B
D12	JX2-A12	B
D13	JX2-B10	B
D14	JX2-B12	B
D15	JX2-A10	B
D16	JX2-B30	B
D17	JX2-A32	B
D18	JX2-B28	B
D19	JX2-A27	B
D20	JX2-B26	B
D21	JX2-A26	B
D22	JX2-A22	B
D23	JX2-A23	B
D24	JX2-A30	B
D25	JX2-A31	B
D26	JX2-A29	B
D27	JX2-A28	B
D28	JX2-A25	B
D29	JX2-A24	B
D30	JX2-B24	B
D31	JX2-B22	B

## 2.7 PS/2 Keyboard Interface

The P160 module provides standard PS/2 keyboard connector (JP3) for connecting a PS/2 compatible keyboard. The signals present on JP3 are not driven directly from the P160 connectors JX1 and JX2. Instead, they are buffered through a Xilinx CoolRunner CPLD. The CoolRunner device handles 3.3V to 5V level compatibility requirements for the keyboard signals. As delivered, the CoolRunner is pre-programmed for a standard pass through connection mode.

**Table 6 – Keyboard JP3 Pin Assignments**

JP3 Pin #	Signal Name (at JX1/2)
1	PLD_KB_DATA
2	N/C
3	GND
4	5V
5	PLD_KB_CLK
6	N/C
7	GND
8	GND
9	GND

## 2.8 Optional LCD Interface

The P160 module provides a 2x7 I/O header (JP12) for an optional LCD connection (Seiko L1672 compatible with additional Samtec SSQ-107-01-F-D receptacle). The following table shows the JP12 pin assignments for the LCD connection. It should be noted that R26 potentiometer located on the I/O module is used to control the contrast of the LCD panel.

The signals present on JP12 are not driven directly from the P160 connectors JX1 and JX2. Instead, they are buffered through a Xilinx CoolRunner CPLD. The CoolRunner device handles 3.3V to 5V level compatibility requirements for the LCD. As delivered, the CoolRunner is pre-programmed for a standard pass through connection mode. Also note that the LCD data signals D0 through D7 going to the CPLD are shared with the Flash and SRAM memory.

**Table 7 – JP12 LCD Connector Pin Assignments**

Signal Name (at JX1/2)	JP12 Pin #		Signal Name (at JX1/2)
D7	1	2	D6
D5	3	4	D4
D3	5	6	D2
D1	7	8	D0
PLD_LCD_EN	9	10	PLD_LCD_R/Wn
PLD_LCD_RS	11	12	Contrast Voltage
<b>GND</b>	13	14	<b>+5V</b>

## 2.9 CoolRunner CPLD

A Xilinx CoolRunner CPLD is included as a buffering device between the module I/O and the LCD and keyboard connectors. In addition, there are two user I/O signals and two clock signals that connect between the JX1 connector and the CPLD. These signals are user defined and can be used as needed.

**Table 8 – CoolRunner User Pin Assignments**

JX1 Pin #	JX1 Signal Name	CoolRunner Pin #
A37	USERIO_1	B10
A39	USERIO_2	F10
B40	PLD_CLK0	C5
B39	PLD_CLK2	C7

## 2.10 P160 Communication Module Signal Assignments

The following tables show the P160 connector pin assignments to the P160 Communication Module connectors (JX1 & JX2).

**Table 9 – JX1 User I/O Connector**

I/O Module Usage	I/O Connector Signal Name	JX1 Pin #		I/O Connector Signal Name	I/O Module Usage
NC	NC	A1	B1	FPGA.BITSTREAM	NC
<b>GND</b>	<b>GND</b>	A2	B2	SM.DOUT/BUSY	NC
NC	NC	A3	B3	FPGA.CCLK	NC
<b>Vin</b>	<b>Vin</b>	A4	B4	DONE	NC
NC	NC	A5	B5	INITn	NC
<b>GND</b>	<b>GND</b>	A6	B6	PROGRAMn	NC
NC	NC	A7	B7	NC	NC
<b>3.3V</b>	<b>3.3V</b>	A8	B8	LIOB8	USB_VPO
USB_VM	LIOA9	A9	B9	LIOB9	USB_VMO
<b>GND</b>	<b>GND</b>	A10	B10	LIOB10	USB_VP
USB_OEn	LIOA11	A11	B11	LIOB11	USB_RCV
<b>2.5V</b>	<b>2.5V</b>	A12	B12	LIOB12	RS232_TX
ETH_MDIO	LIOA13	A13	B13	LIOB13	RS232_RX
<b>GND</b>	<b>GND</b>	A14	B14	LIOB14	ETH_MDC
ETH_RXD2	LIOA15	A15	B15	LIOB15	ETH_RXD3
<b>Vin</b>	<b>Vin</b>	A16	B16	LIOB16	ETH_RXD1
ETH_RXDV	LIOA17	A17	B17	LIOB17	ETH_RXD0
<b>GND</b>	<b>GND</b>	A18	B18	LIOB18	NC
ETH_TXER	LIOA19	A19	B19	LIOB19	ETH_RXER
<b>3.3V</b>	<b>3.3V</b>	A20	B20	LIOB20	NC
ETH_TXD0	LIOA21	A21	B21	LIOB21	ETH_TXEN
<b>GND</b>	<b>GND</b>	A22	B22	LIOB22	ETH_TXD1
ETH_TXD3	LIOA23	A23	B23	LIOB23	ETH_TXD2
<b>2.5V</b>	<b>2.5V</b>	A24	B24	LIOB24	ETH_COL
MEM.ALBn	LIOA25	A25	B25	LIOB25	ETH_CRS
<b>GND</b>	<b>GND</b>	A26	B26	LIOB26	MEM.BLBn
MEM.AUBn	LIOA27	A27	B27	LIOB27	MEM.BUBn
<b>Vin</b>	<b>Vin</b>	A28	B28	LIOB28	PLD_LCD_EN
PLD_KB_DATA	LIOA29	A29	B29	LIOB29	PLD_LCD_RS
<b>GND</b>	<b>GND</b>	A30	B30	LIOB30	PLD_LCD_R/WN
PLD_KB_CLK	LIOA31	A31	B31	LIOB31	PHY_RESETn
<b>3.3V</b>	<b>3.3V</b>	A32	B32	LIOB32	I2C_DATA
ETH_RXC	LIOA33	A33	B33	LIOB33	I2C_CLK
<b>GND</b>	<b>GND</b>	A34	B34	LIOB34	SPI_OUT
ETH_TXC	LIOA35	A35	B35	LIOB35	SPI_IN
<b>2.5V</b>	<b>2.5V</b>	A36	B36	LIOB36	SPI_CLK
USER_IO_1	LIOA37	A37	B37	LIOB37	MEM_RESETn
<b>GND</b>	<b>GND</b>	A38	B38	LIOB38	MEM_DU
USER_IO_2	LIOA39	A39	B39	LIOB39	PLD_CLK2
<b>Vin</b>	<b>Vin</b>	A40	B40	LIOB40	PLD_CLK0

Table 10 – JX2 User I/O Connector


I/O Module Usage	I/O Connector Signal Name	JX2 Pin #		I/O Connector Signal Name	I/O Module Usage
		A	B		
A8	RIOA1	A1	B1	<b>GND</b>	<b>GND</b>
A19	RIOA2	A2	B2	RIOB2	A11
A9	RIOA3	A3	B3	<b>Vin</b>	<b>Vin</b>
A12	RIOA4	A4	B4	RIOB4	A15
A13	RIOA5	A5	B5	<b>GND</b>	<b>GND</b>
A21	RIOA6	A6	B6	RIOB6	A10
A22	RIOA7	A7	B7	<b>3.3V</b>	<b>3.3V</b>
A14	RIOA8	A8	B8	RIOB8	A16
D6	RIOA9	A9	B9	<b>GND</b>	<b>GND</b>
D15	RIOA10	A10	B10	RIOB10	D13
D7	RIOA11	A11	B11	<b>2.5V</b>	<b>2.5V</b>
D12	RIOA12	A12	B12	RIOB12	D14
D4	RIOA13	A13	B13	<b>GND</b>	<b>GND</b>
D5	RIOA14	A14	B14	RIOB14	D3
D11	RIOA15	A15	B15	<b>Vin</b>	<b>Vin</b>
D9	RIOA16	A16	B16	RIOB16	D10
D2	RIOA17	A17	B17	<b>GND</b>	<b>GND</b>
D0	RIOA18	A18	B18	RIOB18	D8
MEM.OE <sub>n</sub>	RIOA19	A19	B19	<b>3.3V</b>	<b>3.3V</b>
MEM.CE1 <sub>Sn</sub>	RIOA20	A20	B20	RIOB20	MEM.CEF <sub>n</sub>
D1	RIOA21	A21	B21	<b>GND</b>	<b>GND</b>
D22	RIOA22	A22	B22	RIOB22	D31
D23	RIOA23	A23	B23	<b>2.5V</b>	<b>2.5V</b>
D29	RIOA24	A24	B24	RIOB24	D30
D28	RIOA25	A25	B25	<b>GND</b>	<b>GND</b>
D21	RIOA26	A26	B26	RIOB26	D20
D19	RIOA27	A27	B27	<b>Vin</b>	<b>Vin</b>
D27	RIOA28	A28	B28	RIOB28	D18
D26	RIOA29	A29	B29	<b>GND</b>	<b>GND</b>
D24	RIOA30	A30	B30	RIOB30	D16
D25	RIOA31	A31	B31	<b>3.3V</b>	<b>3.3V</b>
D17	RIOA32	A32	B32	RIOB32	A0
A4	RIOA33	A33	B33	<b>GND</b>	<b>GND</b>
A1	RIOA34	A34	B34	RIOB34	A17
A2	RIOA35	A35	B35	<b>2.5V</b>	<b>2.5V</b>
A5	RIOA36	A36	B36	RIOB36	A3
A6	RIOA37	A37	B37	<b>GND</b>	<b>GND</b>
A7	RIOA38	A38	B38	RIOB38	A18
MEM.RY/BY	RIOA39	A39	B39	<b>Vin</b>	<b>Vin</b>
MEM.WE <sub>n</sub>	RIOA40	A40	B40	RIOB40	A20

## Revision History


<b>V1.0</b>	<b>Initial Release</b>	<b>2/13/02</b>
<b>V2.0</b>	<b>Rev 2 Board Release</b> Added Table 1 – Ethernet pin assignments Added Table 2 – RS232 pin assignments Added Table 5 – Flash/SRAM pin assignments Removed User I/O 3 from Table 8 Removed JTAG signals from JX1 in Table 9	<b>12/1/02</b>

**Appendix A**  
**P160 Communication Module (Rev 2) Schematics**


### Ethernet PHY




### PS/2 Keyboard Connector




### Serial Peripheral Interface (SPI)




### I2C





### RS232



### Universal Serial Bus










**MicroBlaze Communications Board DS-BD-MBEXP1**

Motherboard Connectors, LCD Connector & 5V Regulator



**MemeC Board**  
 Suite 540 1212 31 Ave NE  
 Calgary, Alberta  
 Canada  
 T2E 7S8

Last Modified	Thursday, September 19, 2002
Site	Rev
Designer	Sheet
Brian Dowdall	2 of 3



MicroBlaze Communications Board DS-BD-MBEXP1

Memory & CPLD Level Translator



Memece Board  
Suite 540 1212 31 Ave NE  
Calgary, Alberta  
Canada  
T2E 7S8

Last Modified  
Thursday, September 19, 2002  
Site  
Rev  
Designer  
Sheet  
Brian Dawald  
3 of 3