



MODIFICATIONS	23/2004	D. CALVET
CEA DAPNIA/SEDI	DATE	DESIGNE PAR
IL NEUT AGENTS D'UTILISER LE DESIGN DURANT LE DERNIER SECTEUR (LOT DE 11/20/04)		
PROJET: D0 LI CAL TRIG R IIB	NUMERO	CIRCUIT
ENSEMBLE: SCLD	NUMERO	PLANCHE: 2



MODIFICATIONS	23/2004	D. CALVET
CEA DAPNIA/SEDI	DATE	DESSINE PAR
IL NEUT AGENTS D'UTILISER LE DESIGN D'UNQUE LIGNE SPECIALLY LIST DU 11/20/99.		
PROJET: D0 LI CAL TRIG R IIB	NUMERO	
ENSEMBLE: SCLD	NUMERO	
SOUS/ENS: SCLR TRANSCFIVEURS	PLANCHE	3

SCLR L1-BUSY ALIAS L1-BUSY  
 SCLR L1-ERROR ALIAS L1-ERROR  
 SCLR INIT-ACK ALIAS INIT-ACK  
 SCLR SYNC-LOST ALIAS SYNC-LOST  
 SCLR SPARE-STATUS<0> ALIAS SPARE-STATUS<0>  
 SCLR SPARE-STATUS<1> ALIAS SPARE-STATUS<1>  
 SCLR L2-BUSY ALIAS GND\_LOGIC  
 SCLR L2-ERROR ALIAS GND\_LOGIC  
 SCLR SCL-ACK ALIAS SCL-ACK

SCLR INPUTS TAKEN DIRECTLY FROM FPGA  
 3V3 TO 5V TRANSLATION NOT NEEDED



MODIFICATIONS	23/2004	D. CALVET
CEA DAPNIA/SEDI	DATE	DESSINE PAR
IL NEUT AGENTS D'UTILISER LE DESIGN D'UNQUE LIGNE SPECIALLY LIST DU 11/20/99.		
PROJET: D0 LI CAL TRIG R IIB	NUMERO	
ENSEMBLE: SCLD	NUMERO	
SOUS/ENS: SCLR TRANSCFIVEURS	PLANCHE	3

SCLR L1-BUSY ALIAS L1-BUSY  
 SCLR L1-ERROR ALIAS L1-ERROR  
 SCLR INIT-ACK ALIAS INIT-ACK  
 SCLR SYNC-LOST ALIAS SYNC-LOST  
 SCLR SPARE-STATUS<0> ALIAS SPARE-STATUS<0>  
 SCLR SPARE-STATUS<1> ALIAS SPARE-STATUS<1>  
 SCLR L2-BUSY ALIAS GND\_LOGIC  
 SCLR L2-ERROR ALIAS GND\_LOGIC  
 SCLR SCL-ACK ALIAS SCL-ACK

SCLR INPUTS TAKEN DIRECTLY FROM FPGA  
 3V3 TO 5V TRANSLATION NOT NEEDED

B	7	6	5	4	3	2	1
D	<pre> CMC SMC1L1CONGAP&lt;1&gt; 1 SU_LOGIC LOCATION=CLR_P1&lt;2&gt; CMC SMC1CONGAP&lt;2&gt; 2 SU_LOGIC LOCATION=CLR_P1&lt;3&gt; CMC SMC1CONGAP&lt;3&gt; 3 SCLR_SCLR_READY LOCATION=CLR_P1&lt;4&gt; CMC SMC1CONGAP&lt;4&gt; 4 SCLR_SCLR_SYNC_ERROR LOCATION=CLR_P1&lt;5&gt; CMC SMC1CONGAP&lt;5&gt; 5 GND_LOGIC LOCATION=CLR_P1&lt;6&gt; CMC SMC1CONGAP&lt;6&gt; 5 0 LOCATION=CLR_P1&lt;7&gt; CMC SMC1CONGAP&lt;7&gt; 7 1 SCLR_CURRENT_TURN&lt;3...0&gt; LOCATION=CLR_P1&lt;8&gt; CMC SMC1CONGAP&lt;8&gt; 8 2 LOCATION=CLR_P1&lt;9&gt; CMC SMC1CONGAP&lt;9&gt; 9 3 LOCATION=CLR_P1&lt;10&gt; CMC SMC1CONGAP&lt;10&gt; 10 GND_LOGIC LOCATION=CLR_P1&lt;11&gt; CMC SMC1CONGAP&lt;11&gt; 11 SCLR_CURRENT_TURN&lt;4&gt; LOCATION=CLR_P1&lt;12&gt; CMC SMC1CONGAP&lt;12&gt; 12 SCLR_CURRENT_TURN&lt;5&gt; LOCATION=CLR_P1&lt;13&gt; CMC SMC1CONGAP&lt;13&gt; 13 GND_LOGIC LOCATION=CLR_P1&lt;14&gt; CMC SMC1CONGAP&lt;14&gt; 14 6 LOCATION=CLR_P1&lt;15&gt; CMC SMC1CONGAP&lt;15&gt; 15 7 SCLR_CURRENT_TURN&lt;9...6&gt; LOCATION=CLR_P1&lt;16&gt; CMC SMC1CONGAP&lt;16&gt; 16 8 LOCATION=CLR_P1&lt;17&gt; CMC SMC1CONGAP&lt;17&gt; 17 9 LOCATION=CLR_P1&lt;18&gt; CMC SMC1CONGAP&lt;18&gt; 18 GND_LOGIC LOCATION=CLR_P1&lt;19&gt; CMC SMC1CONGAP&lt;19&gt; 19 SCLR_CURRENT_TURN&lt;10&gt; LOCATION=CLR_P1&lt;20&gt; CMC SMC1CONGAP&lt;20&gt; 20 SCLR_CURRENT_TURN&lt;11&gt; LOCATION=CLR_P1&lt;21&gt; CMC SMC1CONGAP&lt;21&gt; 21 GND_LOGIC LOCATION=CLR_P1&lt;22&gt; CMC SMC1CONGAP&lt;22&gt; 22 12 LOCATION=CLR_P1&lt;23&gt; CMC SMC1CONGAP&lt;23&gt; 23 13 SCLR_CURRENT_TURN&lt;15...12&gt; LOCATION=CLR_P1&lt;24&gt; CMC SMC1CONGAP&lt;24&gt; 24 14 LOCATION=CLR_P1&lt;25&gt; CMC SMC1CONGAP&lt;25&gt; 25 15 LOCATION=CLR_P1&lt;26&gt; CMC SMC1CONGAP&lt;26&gt; 26 GND_LOGIC LOCATION=CLR_P1&lt;27&gt; CMC SMC1CONGAP&lt;27&gt; 27 SCLR_CURRENT_BX&lt;0&gt; LOCATION=CLR_P1&lt;28&gt; CMC SMC1CONGAP&lt;28&gt; 28 SCLR_CURRENT_BX&lt;1&gt; LOCATION=CLR_P1&lt;29&gt; CMC SMC1CONGAP&lt;29&gt; 29 GND_LOGIC LOCATION=CLR_P1&lt;30&gt; CMC SMC1CONGAP&lt;30&gt; 30 SCLR_CURRENT_BX&lt;2&gt; LOCATION=CLR_P1&lt;31&gt; CMC SMC1CONGAP&lt;31&gt; 31 SCLR_CURRENT_BX&lt;3&gt; LOCATION=CLR_P1&lt;32&gt; CMC SMC1CONGAP&lt;32&gt; 32 SCLR_CURRENT_BX&lt;4&gt; LOCATION=CLR_P1 </pre>						
C							
B							
A							

```

CMC SMC1CONGAP<33> 33 SCLR_CURRENT_BX<5>
LOCATION=CLR_P1<65>
CMC SMC1CONGAP<34> 34 GND_LOGIC
LOCATION=CLR_P1<62>
CMC SMC1CONGAP<35> 35 SCLR_CURRENT_BX<6>
LOCATION=CLR_P1<60>
CMC SMC1CONGAP<36> 36 SCLR_CURRENT_BX<7>
LOCATION=CLR_P1<61>
CMC SMC1CONGAP<37> 37 GND_LOGIC
LOCATION=CLR_P1<58>
CMC SMC1CONGAP<38> 38 SCLR_FIRST_PERIOD
LOCATION=CLR_P1<59>
CMC SMC1CONGAP<39> 39 SCLR_BEAM_PERIOD
LOCATION=CLR_P1<57>
CMC SMC1CONGAP<40> 40 SCLR_L1_PERIOD
LOCATION=CLR_P1<56>
CMC SMC1CONGAP<41> 41 SCLR_L1_ACCEPT
LOCATION=CLR_P1<55>
CMC SMC1CONGAP<42> 42 GND_LOGIC
LOCATION=CLR_P1<53>
CMC SMC1CONGAP<43> 43 SCLR_SPARE_PERIOD
LOCATION=CLR_P1<52>
CMC SMC1CONGAP<44> 44 SCLR_L2_PERIOD
LOCATION=CLR_P1<54>
CMC SMC1CONGAP<45> 45 GND_LOGIC
LOCATION=CLR_P1<50>
CMC SMC1CONGAP<46> 46 SCLR_L2_REJECT
LOCATION=CLR_P1<51>
CMC SMC1CONGAP<47> 47 SCLR_L2_ACCEPT
LOCATION=CLR_P1<49>
CMC SMC1CONGAP<48> 48 SCLR_SCLR_DATAERROR
LOCATION=CLR_P1<47>
CMC SMC1CONGAP<49> 49 SCLR_RESERVED
LOCATION=CLR_P1<45>
CMC SMC1CONGAP<50> 50 GND_LOGIC
LOCATION=CLR_P1<44>
CMC SMC1CONGAP<51> 51 SCLR_L1_BUSY
LOCATION=CLR_P1<45>
CMC SMC1CONGAP<52> 52 SCLR_L1_ERROR
LOCATION=CLR_P1<45>
CMC SMC1CONGAP<53> 53 GND_LOGIC
LOCATION=CLR_P1<43>
CMC SMC1CONGAP<54> 54 SCLR_L2_BUSY
LOCATION=CLR_P1<42>
CMC SMC1CONGAP<55> 55 SCLR_L2_ERROR
LOCATION=CLR_P1<43>
CMC SMC1CONGAP<56> 56 SCLR_INIT_ACK
LOCATION=CLR_P1<40>
CMC SMC1CONGAP<57> 57 SCLR_SYNC_LOST
LOCATION=CLR_P1<41>
CMC SMC1CONGAP<58> 58 GND_LOGIC
LOCATION=CLR_P1<37>
CMC SMC1CONGAP<59> 59 SCLR_SPARE_STATUS<0>
LOCATION=CLR_P1<38>
CMC SMC1CONGAP<60> 60 SCLR_SPARE_STATUS<1>
LOCATION=CLR_P1<36>
CMC SMC1CONGAP<61> 61 GND_LOGIC
LOCATION=CLR_P1<35>
CMC SMC1CONGAP<62> 62 GND_LOGIC
LOCATION=CLR_P1<34>
CMC SMC1CONGAP<63> 63 GND_LOGIC
LOCATION=CLR_P1<33>
CMC SMC1CONGAP<64> 64 SCLR_CLKS3
LOCATION=CLR_P1

```

MODIFICATIONS	23/2004	D. CALVET
CEA DAPNIA/SEDI	DATE	BESSINE PAR
IL NEUT AGENTS D'UTILISER LE DESIGN DURANT LEURNE SPECIALE (JUS QU'ILS'Y VOIENT)		
PROJET: D0 L1 CAL TRIG R IIB	NUMERO	
ENSEMBLE: SCLD	CIRCUIT	
SOUS/ENS: SCLR_P1_CONNECTOR	NUMERO	4














MODIFICATIONS	03/2004	DENIS CALVET
CEA DAPNIA/SEDI	DATE	BESSINE PAR
IL NEUTRANT D'UTILISER DE DESIGN DURANT: LICENCE SPECIALE LOT 01 11/2010/997		
PROJET:	DZERO L1 CAL RUN I1B	NUMERO CIRCUIT
ENSEMBLE:	SCLD	NUMERO PLANCHE
SOUS/ENS:	ITAG_PROMS	

ON BOARD OSCILLATOR

PLL FOR BC CLOCK MULTIPLICATION


USER PARAMETER SERIAL PROM

FPGA CONFIGURATION SERIAL PROM

FPGA CONFIGURATION PUSH BUTTON

1 2 3 4 5 6 7 8

D C B A



LOCATIONS	3/3/2004	DENIS CALVET
MODIFICATIONS	DATE	DESIGNE PAR
CEA DAPNIA/SEDI		
IL NEET FORMES D'UTILISER LE DEBUT DU MAC: LIGNE SPECIALE AUT. DU 11/3/1997.		
PROJET:	DZERO L1	CAL RUN I1B
ENSEMBLE:	SCLD	
SOUS/ENS:	FDS	ITAG_CHAIN
NUMERO		
CIRCUIT		
NUMERO		
PLANCHE		10

RS232 FRONT PANEL CONNECTOR

JTAG FRONT PANEL CONNECTOR

KEEP ORDER OF LEDS ON FRONT PANEL

MASTER SELECTMAP MADE BY DEFAULT PUT SWITCHES ON FOR CONFIGURATION VIA JTAG



