

---

## PCB Design Guidelines for QFN and DQFN Packages

---

Author: Carl Johnson  
Microchip Technology Inc.

### INTRODUCTION

This application note provides specific guidelines for Printed Circuit Board (PCB) layout considerations and related solder stencil considerations when implementing Microchip products in Quad Flat No-lead (QFN) and Dual Quad Flat No-lead (DQFN) packages. This application note is intended for users who are familiar with PCB design, including signal integrity and thermal management implementation concepts.

Successful implementation of QFN-style packages, including QFNs and DQFNs, requires special consideration for PCB Footprint design, PCB layout, and solder paste stencil design. This application note describes these important considerations.


The following guidelines are based on Microchip's experience and knowledge, and may be accepted or rejected. Microchip does not guarantee any design. The user is ultimately responsible for determining the suitability of their own design. Microchip suggests that the user's PCB fabricator and PCBA assembler confirm all implementations.

These guidelines for using QFN-style devices supersede prior guidance from Microchip. See *AN2086 - Package Application Note for Dual Row Quad Flat No-Leads (DQFN)* for additional reference.

### QFN-STYLE DEVICES

QFN-style packages (see [Figure 1](#)) are physically robust and thermally efficient, and they occupy much less PCB space than equivalent QFP-style packages. They typically also have superior lead inductance characteristics. They do present particular design constraints to improve production yield.

**FIGURE 1: QFN AND DQFN PACKAGES**



QFN-style packages generally have a single row (QFN) or two rows (DQFN) of perimeter pads around one or more larger center pads ("flag" or "EPAD"), all encapsulated in a plastic body. These packages are surface-mounted to the target system PCB by a solder reflow process.


# AN18.15

## QFN Device Construction

Figure 2 illustrates the construction of QFN and DQFN devices. The die is attached to the EPAD with thermally conductive adhesive.

Bond wires are connected between the bond sites on the die to the bond sites on the lead frame. These lead frame sites are available for the individual pin pads and for the EPADs.

**FIGURE 2: QFN AND DQFN CONSTRUCTION**



The perimeter pads are typically used for signal assignment.

The EPAD is used for two things: as the primary thermal conduction path to remove package heat, *and for device VSS (GND)*. This is standard for Microchip QFN and DQFN packages.


**Critical Note:** Many Microchip QFN devices use the EPAD as either the primary connection or the *ONLY* connection to the device's VSS (GND) signal, as well as the primary thermal conduction path. Good connection to the PCB's VSS is crucial for proper device function.

Some Microchip devices, especially regulators, may have signals other than VSS on some EPADs. Carefully note this from the data sheet and make proper connections accordingly.

## QFN AND DQFN SOLUTIONS

Figure 3 illustrates the summary of Microchip's guidance for using QFN-style packages.

**FIGURE 3: MICROCHIP'S STANDARD QFN/DQFN DESIGN SOLUTION SET**



# AN18.15

---

## QFN AND DQFN ISSUES

### PCB Footprint Issues

If the PCB footprint pads do not closely match the device pads in size and shape, the device may not self-center on the footprint correctly. This includes the EPADs and the pin pads.

The outer row of pin pads should be extended to allow for inspection, pad wetting, and rework purposes. The extension should be done with round-ended pads to reduce solder shorts.

1. Make the PCB EPADs equal to the nominal device EPADs.
2. Make the PCB pin pads equal to the nominal pad device pad.
3. Extend the outer row PCB pads by 0.4 mm with rounded ends.

### Soldermask Issues

The Soldermask-Top layer for the side of the board where the QFN-style device is mounted (top-side) needs some adjustment compared to other SMT devices.

Expand the Soldermask pads to be 0.05 mm larger than the footprint pads on all sides.

If the resulting web of Soldermask between the pin pads is less than 0.09 mm, then remove the webs between the pads. See **Section “EPAD Vias”** for treatment of the Soldermask-Bottom (opposite-side).

### Solder Paste Stencil Issues

#### PIN PADS

Create the solder paste stencil opening for the pin pads the same as with other SMT pin pads; make them identical to the pin pads.

#### EPADS

The EPADs of QFN-style devices have specific solder paste stencil needs.

During soldering, the QFN device will float too high if too much solder paste is deposited under the device. This may not allow the PCB perimeter pad solder to reach the device pins, causing signal opens. This excessive “float” may also inhibit proper device alignment.

Alternately, the QFN will sink too low if too little solder paste is under the EPAD. This can cause the perimeter pads to “squeeze-out” solder, causing shorts between adjacent signal pads or between the EPAD and signal pads.

Depending on the size of the EPAD and the type of vias used to connect the EPAD to the VSS (GND) layers, the total area of the stencil opening should be between 65% and 90% of the EPAD area. *When using encroached-style EPAD vias, target 75% of the EPAD area.*

The most effective pattern for the EPAD stencil openings is a set of symmetrical “windows”, as illustrated in [Figure 3](#).

The stencil web between “windows” should be 0.3 mm at minimum to extend the life of the stencil.

### EPAD Via Issues

The vias that are used within the EPAD affect device function, signal integrity, thermal performance, soldering and stencil development, soldermask, routing and copper pours, and related PCB and assembly costs. See **Section “EPAD Vias”** for more details.

### Routing Issues


Controlling the routing of signals near and under QFN-style devices can significantly improve yields through fabrication and assembly. See **Section “Routing Issues”** for more details.

## EPAD VIAS

### Signal Loop Area

The more vias placed in the EPAD near the edges, the shorter the return path (GND) loop area to the internal device circuitry will be. Make sure to have complete periphery via coverage to reduce signal return lengths for the device.

**FIGURE 4: SIGNAL LOOP CONTROL WITH EPAD VIA PLACEMENT**



### Thermal Performance

The more vias placed within the flag, the better the thermal conduction through the board and to internal VSS (GND) planes will be. Thermal connection to thermal radiation and conduction floods or features on the opposite side of the PCB is likewise improved with a higher via count in the EPAD.

Use as many vias as can practically fit within the EPAD. For example, this number should be at least eight vias for 36-pin devices and at least 16 vias for 6x6 mm EPADs. For best results, use vias with a finished hole size (FHS) of 0.25 mm to 0.30 mm and a pad size of 0.5 mm to 0.6 mm. Spacing the vias by 0.8 mm to 1.5 mm (center-to-center) allows floods and traces to go between them as needed on other copper layers.


### EPAD Via Types

There are five typical types of treatment for vias within EPADs, as shown in [Figure 5](#).

- OPEN
- One-side TENTED
- Epoxy PLUGGED
- Copper FILLED
- ENCROACHED

Two of these types can cause major assembly problems, and two of the others add extra fabrication costs and can still cause assembly issues. Microchip recommends using “Encroached” vias, per IPC-7093, (Soldermask-Top = Open, Soldermask-Bottom = FHS + 0.06 mm).


FIGURE 5: TYPICAL VIA TREATMENTS WITHIN EPADS



## EPAD Solder Voids

EPADs are prone to solder voids during the attachment process (reflow soldering) due to their relatively large area and position between the device body and the PCB surface, as shown in [Figure 6](#).

**FIGURE 6: SIMULATED X-RAY IMAGES OF SOLDERED EPADS**



These voids are caused by improper solder paste openings in the solder stencil (“windowing” must be used), by using an improper profile through the reflow oven, or by having trapped flux volatiles or other gases under the EPAD.

## Encroached EPAD Vias Address Trapped Gas and Flux


The encroached via concept is one that uses soldermask on the bottom via pad without filling the via’s plated-through hole. Encroachment-type vias have the top-side soldermask open and the bottom-side soldermask opening adjusted, so that it is slightly larger than the via hole size (typically +0.06 mm).

This treatment will permit any trapped flux, gas, or other contaminants to flow out of the via while surface tension keeps the solder from flowing out. Encroached vias also provide more coverage of adjacent bottom-side traces by the bottom-side soldermask.

## Encroached Vias Compared to Open Vias

If the mask is opened all the way around an EPAD via (OPEN via), then solder can flow out from under the QFN EPAD onto the bottom-side via pad as a big drop, as in [Figure 7](#). This drop often drips off during the motion of the unit through the reflow oven, pulling solder from the EPAD joint. This solder “scavenging” can make the EPAD connection unreliable and/or tilt the device, making the pin connections unreliable.

**FIGURE 7: OPEN VERSUS ENCROACHED EPAD VIA FUNCTION**



If the exposed via pad is “encroached” with soldermask, thereby making the soldermask opening smaller and the via pad “mask-defined”, then the volume of solder it will draw is much smaller. This is because of the relationship of the surface tension of melted solder compared to the area of the via pad and the diameter of the via hole. Jostling on the conveyor during production assembly is also considered.

For best results, use vias with an FHS of 0.25 mm to 0.3 mm and a bottom-side soldermask opening of 0.055 mm to 0.075 mm larger than the FHS.

See [Figure 3](#) for Microchip’s typical values.

# AN18.15

## SOLDER PASTE STENCIL DESIGN

The solder paste stencil is used for applying solder paste to the PCB just prior to placing SMT parts for reflow soldering. Because EPADs are different than other SMT pads, the stencil openings (also called solder paste openings) must be designed differently.

### Pin Pad Solder Paste Design

The pin pad solder paste openings should, by default, be equal to the pad shapes, sizes, and positions as the pads themselves.

### EPAD Solder Paste Design

Unlike most SMT solder joints, an EPAD's solder does not have any vertical pad edge to wet and form a fillet with. *Therefore, less solder must be used than with a typical pad to prevent the QFN device from floating too far from the PCB pads.*

**Note:** The area of the solder paste openings should be between 65% and 90% of the EPAD area.

An EPAD solder joint is confined between the device body and the PCB surface. Flux volatiles and other gases can be trapped between the device EPAD and the PCB EPAD. This entrapment causes solder voids. (See [Figure 6.](#)) *Therefore, channels must be provided between solder paste locations on the EPAD to allow gas to escape during the reflow process.*

**Note:** Using encroached EPAD vias also helps with this issue.

The types, sizes, and number of vias under an EPAD will change the ideal amount of solder paste that should be applied to an EPAD. *Therefore, the solder paste openings should be tailored to the EPAD via details used.*


To address these needs, use “windowed” solder paste openings. When using encroached vias in the EPAD, target 70% to 75% of the EPAD area for the solder paste, with a minimum web of 0.3 mm for extended stencil life.

## ROUTING ISSUES

### QFN Packages

Avoid routing between the EPAD and the pads of a QFN device, as shown in [Figure 8.](#)

**FIGURE 8: INCORRECT ROUTING UNDERNEATH QFN PACKAGE**



Trace edges (crowns), via pad edges, and especially via hole edges can be exposed through broken soldermask, particularly after thermal cycling during soldering processes. Routing and vias between the EPAD and the pads can then easily short to either the pin pads, or especially to the EPAD because of the movement of the solder under the device during soldering.

Via tenting (capping) and via plugging can reduce the occurrences of these effects, but it is less expensive and more beneficial to avoid putting traces or vias under the device in the first place.


If routed traces or vias are required under the QFN-style device, move any required routing or vias away from the EPAD as far as possible.



## DQFN Packages

Take special care when routing between the EPAD and the pads of a DQFN device. It is usually desirable to break out the inner pads of a DQFN to the inside and drop vias to escape the part. As mentioned in the previous section, this can cause shorts under the device, but the DQFN devices have a larger gap between the pads and the EPAD, making this problem less likely. Again, keep any required routing or vias away from the EPAD as far as possible.

**FIGURE 9: EXAMPLE ROUTING OF TRACES AND VIAS FOR DQFN PACKAGE**



## CLEANING ISSUES

### Flux Residues

Many Microchip devices have very sensitive circuits such as PLLs that are adversely affected by small current leaks on the PCB. It is vital that all flux be completely cleaned from around the QFN/DQFN pin pads to avoid these current leak possibilities.

As an example, Microchip often uses no-clean solder paste formulations on its own designs, and then has them cleaned very thoroughly to remove all flux residues from around and under the pin pads.

# AN18.15

---

## APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00001843B (08-19-21)	All	Major content rework/changes in all sections.
DS00001843A (10-16-14)	Initial release	

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Minda, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8777-7

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820