

# FPGA/CPU - Power Bus Connections

<u>DK SUPPLY</u>	<u>Microchip NAME</u>	<u>FUNCTION</u>	<u>DK SUPPLY</u>	<u>Microchip NAME</u>	<u>FUNCTION</u>
CORE_1V05	VDD	Core Supply	BULK_1V2	VDDI0	I/O Bank 0 FPGA HSIO FPGA DDR4 Memory
FPGA_1V8	VDD18	Prgm & HSIO Aux	BULK_3V3 BULK_3V3	* VDDI1 VDDAUX1	I/O Bank 1 FPGA GPIO DK's 3V3 I/O
Analog_2V5	VDD25	PLLs and PNVM	BULK_3V3 BULK_3V3	* VDDI2 VDDAUX2	I/O Bank 2 CPU I/O USB UPLI & QSPI
XCVR_1V05	VDDA	XCVR Power	BULK_3V3	VDDI3	I/O Bank 3 Controller JTAG & Controller SPI
Analog_2V5	VDDA25	XCVR PLLs	10k Ohm Gnd 10k Ohm Gnd	* VDDI4 VDDAUX4	I/O Bank 4 CPU I/O Not Used No Power
Analog_2V5	XCVR_CLK	XCVR Clk Buffers	BULK_3V3	VDDI5	I/O Bank 5 CPU SGMII Used only for CPU Clk
10k Ohm to Gnd	XCVR_REF	XCVR Clk Ref.	BULK_1V2	VDDI6	I/O Bank 6 CPU DDR CPU DDR4 Memory
* When an FPGA GPIO Bank or a CPU IO Bank operates from 2V5 or 3V3 power then that Bank's Auxiliary supply must come from the same 2V5 or 3V3 bus.			BULK_3V3 BULK_3V3	* VDDI7 VDDAUX7	I/O Bank 7 FPGA GPIO If Used It's 3V3
* When an FPGA GPIO Bank or a CPU IO Bank operates from 1V8 or lower voltage power then that Bank's Auxiliary supply must come from the 2V5 bus.			10k Ohm Gnd	VDDI8	I/O Bank 8 FPGA HSIO Not Used No Power
			FPGA_1V8 DIGITAL_2V5	* VDDI9 VDDAUX9	I/O Bank 9 FPGA GPIO DK's 1V8 I/O