

ICECUBE DIGITAL OPTICAL MODULE MAIN BOARD VERSION 5.1

SHEET 1	-	PRINT LIST
SHEET 2	-	LAYER STACK UP
SHEET 3	-	DIGITAL OPTICAL MODULE CRYSTAL
SHEET 4	-	DIGITAL OPTICAL MODULE POWER SUPPLY
SHEET 5	-	DIGITAL OPTICAL MODULE SINGLE LED
SHEET 6	-	DIGITAL OPTICAL MODULE CPU
SHEET 7	-	DIGITAL OPTICAL MODULE MEMORY
SHEET 8	-	DIGITAL OPTICAL MODULE LOCAL COINCEDENCE
SHEET 9	-	DIGITAL OPTICAL MODULE OFF-BOARD SUBSYSTEMS
SHEET 10	-	DIGITAL OPTICAL MODULE ATWD
SHEET 11	-	DIGITAL OPTICAL MODULE FPGA SHEET
SHEET 12	-	DIGITAL OPTICAL MODULE ANALOG FRONT END
SHEET 13	-	DIGITAL OPTICAL MODULE AD/DA
SHEET 14	-	DIGITAL OPTICAL MODULE AD/DA

P/N LBNL-ICE3-DOMMB REV 5.1C

11/19/04

rev 05/3/04 rhm/ GTP	
Title IceCube - Digital Optical Module - Print List	
Size B	Document Number main_board_vsn5.1 31Y083-S1
Date:	Vsn. 5.1
Sheet	of

1

2

3

4

2

ICECUBE DIGITAL OPTICAL MODULE
 MAIN BOARD VERSION 5.1

SEE FABRICATION DRAWINGS

11/19/04

Title		
IceCube - Digital Optical Module - Layer Stack up		
Size	Document Number	Vsn.
B	main_board_vsn5.1	5.1
Date:	Sheet of	

1

2

3

4

A

B

C


D

A

B

C

D




Corning Frequency Control
Model C2560A-0009

11/19/04

rev 05/3/04 rhm/ GTP			
Title Digital Optical Module Crystal Configuration			
Size	Document Number		Vsn.
B	main_board_vsn.1	31Y083-S3	of 14 5.1
Date:	Sheet		of


* = DNL

install wire jumpers pin 1-2 and pin 3-4 in place of L12



11/19/04


rev 5/3/04	BCH/ GTP
Digital Optical Module Power Supply	
size	Document Number: 31Y083-S4
C	main_board_vsn5.1
Date:	Sheet of 5.1












11/19/04

rev 05/3/04 BCH/ GTP		
Title Digital Optical Module Single LED		
Size B	Document Number main_board_vsn5.1	Vsn. 5.1
Date:	Sheet	of

* = DNL



Add jumper to identify card as TYPE B
B = Unterminated



11/19/04

A

A

B


B

C

C

D

D






5/30/06

rev 05/31/04 rhn/ GTP			
Title Digital Optical Module Local Coincidence			
Size C	Document Number main_board_vsn5.1	31Y083-S8	Wsn. 5.1
Page:	Sheet of		


* = DNL

9/24 rhm change flasher pin 32 to +5v and pin 23 to 3.3v





Looking down on the top side of the DOM main PCB the pin pattern will look like the image above


ESQT-112-02-L-Q-078



Mount this connector near the edge of the board.



Should be STMM-112-02-S-D for EMCO base
Should be STMM-110-02-S-D for ISEG base
(24 pin for EMCO, 20 pin for ISEG)




- 1 GND
- 2 SCK - Serial clock
- 3 SCK - Serial clock
- 4 MOSI - Serial data in
- 5 MISO - Serial data out
- 6 MISO - Serial data out
- 7 MISO
- 8 GND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - Chip select for ADC
- 12 CS1
- 13 ON/OFF - Power supply enable/disable
- 14 ON/OFF
- 15 +5V - Main power
- 16 +5V
- 17 GND
- 18 GND
- 19 -5V - Main power
- 20 -5V
- 21 GND
- 22 GND
- 23 BASE_HV_DISABLE
- 24 BASE_HV_DISABLE

11/19/04

rev 85/3/04 rhm/ GTP			
Title Off-Board Subsystems			
Size	Document Number	31Y083-S9	Ver. 5.1
C	main_board_vsn5.1		
Date:	Sheet		of

* = DNL



12/4/04

rev 05/3/04 BCU/ GTP	
Title	Digital Optical Module Communication
Size	Document Number
C	main_board_vsn5.1 31Y083-S10
Scale	5.1
Units	


= DNL

snb for 50 ohm cable


Multiplied Calibration Inputs:
 Taps on Die for coarse rate calibration, and absolute phase reference
 CLK Dec 40 Mhz system clock
 Flash current waveform for LED on DDF Main Board
 Flash current waveform for LED daughter board
 Local Coincidence Signal from upper neighbor
 Local Coincidence Signal from lower neighbor
 Communications Signal for relative phase of Time Ticks

For best integrity of calibration, mount the two MAX444 chips such that the 20 ohm resistor outputs match, and pin 11 to the 20 ohm resistor is the same length, and leads to inputs are kept short since they are high frequency carriers.

Keep away from all digital signals, Vref & Inject.



If noise is being coupled through then put resistor or bead here.
 Power Budget SB + SB + 1 + 5.1 + 5.1 + 4.25 + 4.25 + 2xATM H8




11/19/04

rev 5/2/04 rhh, GTP	
Title	Digital Optical Module ATMD
Size D	Document Number
File	me_in_board_vsn5.1 31Y083-S11
Ver.	15.1

* = DNL

Per criterion established July 2002 (6040m) the design goal for the feedback loop is 200 Hz \times 1V into the A/D dictated by PNT natural on-behavior. Namely, the PNT NEVER delivers more than about 2V, and is linear to about 1V into a 50 ohm load (100 ohm 1 back-termination).

Caution: The comparators are 5V parts that cannot be operated from 3.3V. Care must be taken to protect the driven 3.3V part.



1x1.3x5 + 2x1.3x5 + 6.8x10 + 2x1.15x10+2x1.1x5 + 3x4.4x10(3way) opamp comparator, 1195 8814 8814 8866

Calibration input test point. Drive with 5V square wave to generate fixed amplitude test pulses.

AD advertises that these 1400 MHz amplifiers recover in 60 ns. At 5 nV per stage, they give slightly better performance than an 80155 at 1/10th the current. Saturation is not a big issue for the (fasting) comparator input, since latch recovery is controlled by the PNT.

If we have power to burn, once all revisions are taken into account, the 850 MHz bandwidth MAX9250 may prove to be a better choice as comparator input amplifier, as one stage should have less delay than 2.

The comparators exhibit less trigger delay if driven by a positive signal, as the second gain stage inverts. The first one buffers to minimize load on the PNT signal.

If test pulses, U52, injects too much over supply noise, it will have to go, in favor of something that is quieter.

JP5 located at -4.432, -2.559 oriented 210 degrees with pins 1 & 2 near outer edge

If the PNT delivers 3V into a 50 ohm load, then change the divider resistors to R230, R231, and R54&42. Leave the gain of the amplifier unchanged. The design goal is to have the PNT return to voltage within the open of the A/D.

Test pulse injected (if it doesn't work, remove transistors, and use jumper)






Minimize trace length to the inverting input of op-amps. Remove inner copper plane layers a min. of 2oz from any trace or pad connected to the inverting input of high speed op-amp.

The shaped signal path design was from Harold Taver and the Engineering Department. Modification added to insure stable offset behavior, and to offset the output to match the input range of the ADC.

11/19/04

rev 05/2/04 rnh/GTP	
Title Digital Optical Module Analog Front End	
Size D	Document Number 31Y083-S13
0	in_board_vsn5.1
Date	

* = DNL




If we can use the 2.5V reference output of the ADC, then we can eliminate the TLE2425 reference chip.
The (differential input) 40 Mhz ADC non inverting input, used as the center-scale reference.


Part values ending in "*" should not be mounted. These part are for diagnostics or implementation of alternate methodologies.

Note that this FADC is differential input. Amplifier and shaper stages are DC coupled. The "bottom" of the span depends on the setting of the ATMD pedestal voltage. i.e., Pedestal for the FADC = Pedestal for the ATMD. V+ in must be set to (Vpedestal - (span/2)) volts, or a few mV lower.

A 10uF tantalum capacitor is needed on U4-1 to insure stability. dtp 4/13/99



Components whose value ends in "*" are not to be mounted.



Strap SENSE to Gnd for 2V Span. Strap SENSE to VREF for 1V span. Strap SENSE to Voltage Divider for span=1.0(1+Ra/Rb).

11/19/04

rev 05/3/04 BCH/ GTP			
Title Digital Optical Module AD/DA			
Size C	Document Number main_board_vsn5.1	31Y083-S14	Vsn. 5.1
Date:	Sheet		of

* = DNL