

# PolarFire<sup>®</sup> FPGA and PolarFire SoC FPGA Programming User Guide

# Introduction

Microchip's PolarFire FPGAs are the fifth-generation family of non-volatile FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. PolarFire FPGAs deliver the lowest power at mid-range densities. PolarFire FPGAs lower the cost of mid-range FPGAs by integrating the industry's lowest power FPGA fabric, lowest power 12.7 Gbps transceiver lane, built-in low power dual PCI Express Gen2 (EP/RP), and, on select data security (S) devices, an integrated low-power crypto co-processor.

Microchip's PolarFire SoC FPGAs are the fifth-generation family of non-volatile SoC FPGA devices, built on state-ofthe-art 28 nm non-volatile process technology. The PolarFire SoC family offers industry's first RISC-V based SoC FPGAs capable of running Linux. It combines a powerful 64-bit 5x core RISC-V Microprocessor Subsystem (MSS), based on SiFive's U54-MC family, with the PolarFire FPGA fabric in a single device.

PolarFire FPGAs and PolarFire SoC FPGAs offer a variety of programming options to diverse end-user applications. The following table lists the components that are programmable in PolarFire FPGA and PolarFire SoC FPGA.

#### Table 1. Programming Components

Components	PolarFire FPGA (MPF)	PolarFire SoC FPGA (MPFS)
FPGA fabric	1	1
Secure non-volatile memory (sNVM)	✓	✓
Embedded non-volatile memory (eNVM)	_	1
User security settings (keys, passcodes, and locks)	<ul> <li>Image: A start of the start of</li></ul>	<ul> <li>Image: A start of the start of</li></ul>

Both the device families can be programmed using on-chip system controller through its dedicated JTAG or SPI interface. Based on the interface used, the following three programming modes are supported:

- JTAG
- SPI master
- · SPI slave

In JTAG and SPI slave programming modes, the device can be programmed either using an external master such as a microprocessor or a Microchip FlashPro programmer (version 5 or later). The external master fetches the programming data (bitstream) from an external memory.

In SPI master programming mode, the system controller acts as the master and fetches the bitstream from an external SPI flash memory to program the device. This mode supports two programming features—Auto Update and In-Application Programming (IAP). In auto update, the device reprograms itself on power-up, and in IAP, the device is programmed when the user application initiates programming.

### Figure 1. Programming Modes



The following block diagram shows the device programming modes and the associated interfaces.

Figure 2. Device Programming Modes and Interfaces



<sup>&</sup>lt;sup>1</sup> Applicable for PolarFire SoC FPGA only.

**Note:** When device is used in the system controller suspend mode, device programming is disabled to protect the device from unintended programming because of single event upsets. After device initialization, the system controller is held in reset state and cannot provide system services such as security, IAP, or auto update programming. After the device exits system controller suspend mode, it can be programmed as usual.

# References

- For information about sNVM, eNVM, and Security Settings, see PolarFire FPGA and PolarFire SoC FPGA Security User Guide.
- For information about programming cycle count, see PolarFire FPGA and PolarFire SoC FPGA System Services User Guide.
- For information about design initialization, see PolarFire FPGA and PolarFire SoC FPGA Device Power-Up and Resets User Guide.
- For information about power supply requirement and filtering capacitors, see respective UG0726: PolarFire FPGA Board Design User Guide or UG0901: PolarFire SoC Board Design Guidelines User Guide.
- For information about using Libero SoC for PolarFire FPGA and PolarFire SoC FPGA, see Libero SoC Documentation.
- For information about MSS, see PolarFire SoC FPGA MSS Technical Reference Manual.

# **Table of Contents**

Intro	oductio	n	1		
	1.	References	3		
1.	Bitstre	am Generation	6		
	1.1.	Bitstream Generation Flow	6		
	1.2.	Adding sNVM Data to the Bitstream	7		
	1.3. 1 /	Adding Liser Security Settings to the Bitstream	/ ع		
	1.5.	Configuring Bitstream Components	.11		
	1.6.	Programming File Size	13		
2.	Device	Programming Flow	16		
	2.1.	Programming Time	17		
3.	Progra	amming Modes	.18		
	3.1.	JTAG Programming	.18		
	3.2.	SPI Slave Programming	22		
	3.3.	SPI Master Programming	25		
4.	Bypas	sing the Back Level Protection	.43		
	4.1.	Bypass Back Level Protection Use Case	45		
5.	I/O Sta	ates During Programming	46		
6.	MSS S	State During Programming (For PolarFire SoC FPGA only)	48		
7.	Progra	amming Recommendations	.49		
8.	Brown	out During Programming	50		
9.	Zeroiz	ation	51		
10.	Progra	amming the External SPI Flash	52		
	10.1.	Supported SPI Flash Devices	52		
	10.2.	SPI Directory	52		
	10.3.	Use Models for Programming SPI Flash	53		
11.	Appen	dix: Error Codes	58		
12.	Revisi	on History	60		
The	Microc	hip Website	61		
Product Change Notification Service61					
Cus	Customer Support61				
Mic	Microchip Devices Code Protection Feature61				
Leg	al Notio	ce	62		
Tra	demark	S	62		

Quality Management System	63
Worldwide Sales and Service	64

# 1. Bitstream Generation

The Libero<sup>®</sup> SoC design suite generates the programming bitstream required for various programming modes. Depending on the requirement, the programming bitstream may contain one or more of the following components:

- FPGA fabric logic
- sNVM data
- eNVM data (for PolarFire SoC FPGA only)
- · user security settings

The following table lists the programming interfaces used in various programming modes and the associated bitstream formats.

Table 1-1	<b>DolarFire and</b>	PolarEiro SoC		Programming	Intorfacos an	d Ritetroam Formate
Table 1-1.	Foldirire allu	FularFire Suc	FFGA F	rogramming	internaces an	iu Ditstream Formats

Programming Mode	Interface	Master	Bitstream Format
JTAG programming	System controller's dedicated JTAG	FlashPro programmer	STP
JTAG programming	System controller's dedicated JTAG	External microprocessor	DAT
SPI slave programming	System controller's dedicated SPI	FlashPro programmer	DAT
SPI slave programming	System controller's dedicated SPI	External microprocessor	DAT
SPI master programming	System controller's dedicated SPI	System controller	SPI

# 1.1 Bitstream Generation Flow

The following figure shows where the bitstream is generated in the Libero SoC.

#### Figure 1-1. Bitstream Generation in Libero Design Flow



# 1.2 Adding sNVM Data to the Bitstream

The sNVM is a user non-volatile flash memory that can be programmed independently. Each device has 56 Kbytes of sNVM.

To add multiple sNVM data clients to the bitstream in Libero SoC, go to **Design Flow** > **Program Design** > **Configure Design Initialization Data and Memories**, as shown in the following figure.

#### Figure 1-2. Design and Memory Initialization



# 1.3 Adding eNVM Data to the Bitstream (For PolarFire SoC FPGA Only)

The eNVM is a user non-volatile flash memory that can be programmed independently. Each device has 128 Kbytes of eNVM.

To add multiple eNVM data clients to the bitstream in Libero SoC, go to **Design Flow** > **Program Design** > **Configure Design Initialization Data and Memories**, as shown in the following figure.

Top Module(root): simple_mss 🕒 🚺	Design Initialization UPROM SNVM SPI Flash Fabric RAMs	eNVM
Active Synthesis Implementation: synthesis 1		
	Let Apply Discard Help	
1001	Usage statistics Clients	
Verify Post Layout Implementation	tratible summer for exactly find	
Onen SmartTime	Available memory (in pages): 512 Add V Edit	Delete Load design configuration
Open Smart line     Varity Power	Used memory (in pages): 12	1
Copen SSN Analyzer	Pree memory (in pages): 500 Client Name Start Page 36-bit	words
Configure Hardware	1 temp 500 3072	
Programming Connectivity and Interface		
🚴 Configure Programmer		
🐉 Select Programmer		
🖃 🕨 Program Design		
V Generate FPGA Array Data		
Configure Design Initialization Data and Memories		
Generate Design Initialization Data		
Configure I/O States During JIAG Programming		
Configure Programming Options		
Generate Bitstream		
Configure Actions and Procedures		
Due DDOC DALLA Adding		
og		
🔳 Messages 🛛 Errors 🦺 Warnings 🌒 Info		
Warning: The synthesis active profile 'G5SoC_Patch	mplify' cannot be restored for this project because it is no ]	onger defined.
You can activate an existing profile or cre	a new one from the Profiles dialog box.	
The test_MSS_MI_V project was opened.		
Manager		

#### Figure 1-3. Design and Memory Initialization

# 1.4 Adding User Security Settings to the Bitstream

Both the device families are provisioned with a set of unique factory keys. In addition, the end users can also enroll their own security keys, thus providing complete independence from using Microchip provided keys. The user encryption key1 (UEK1) and user encryption key2 (UEK2) are user-defined AES-2 symmetric keys. Either of these keys can be used as the root key for encrypting and decrypting bitstreams, and to authenticate them.

To add user security settings in the bitstream:

1. In Libero SoC, go to **Design Flow > Program Design > Configure Security > Custom security options**, as shown in the following figure.



Figure 1-4. Configure Security—Custom Security Options

2. Click Next to modify Update policy. The Configure Security wizard appears as shown in the following figure.



Figure 1-5. Configure Security Wizard—Update Policy

Eile Edit View Design Tools He

If **Back Level protection** is enabled, the **Back Level version** must be lower than the version of the design being programmed. For more information about the fields, click **Help**. The back-level version value restricts the design version that the device accepts as an update. Only (new) programming bitstreams with a Design Version strictly greater than the current Back Level Version previously stored in the device are allowed for programming. Back-level protection is secured by FlashLock/UPK1, which can be bypassed. The back level version and design version can be modified in the configure programming options tool. For more information about sNVM and security settings, see PolarFire FPGA and PolarFire SoC FPGA Security User Guide.

The following figure shows the configuration of programming options.

#### Figure 1-6. Configure Programming Options



For more information about the bypass back level protection, see 4.1 Bypass Back Level Protection Use Case.

# 1.5 Configuring Bitstream Components

To configure security settings, and bitstream components such as fabric, sNVM, and eNVM (for PolarFire SoC FPGA only), follow these steps:

In Libero SoC, go to **Design Flow > Program Design > Program Design**.

- 1. Right-click Generate Bitstream, and select Configure Options....
- 2. The Configure Bitstream window opens.
- 3. Select Custom security, Fabric, sNVM, and eNVM (for PolarFire SoC FPGA only).
- 4. Click OK.

Design Flow	ē×	Reports & X StartPage & X	
Top Module(root): top   Active Synthesis Implementation: synthesis  Tool  Tool  Configure Register Lock Bits  Place and Route  Edit Post Layout Design  Verify Post Layout Implementation  Configure Register Back Annotated Files  Simulate  Verify Timing  Open SmartTime  Verify Power	■	Links Welcome to Libero SoC Libero SoC Quickstart Libero SoC Interface Description Libero SoC Release Notes on the Web Libero Tutorials Product Tutorials Training Webcasts Microsemi SoC Website	Libero What wou • <u>Vie</u> cre • <u>Cre</u> and • <u>Cre</u> con
	Configure Bitst	ream om security ic/sNVM Sanitize all sNVM pages in ERASE action	Х Сапсеl Help

Figure 1-7. PolarFire FPGA Configure Bitstream Window



Figure 1-8. PolarFire SoC FPGA Configure Bitstream Window

To export bitstream files, go to Design Flow > Handoff Design for Production > Export Bitstream.

Note: Security only bitstream must be programmed only on erased or blank devices. If the security bitstream is used to program a previously programmed FPGA, it disables the FPGA Array. The fabric must be re-programmed to enable it.

#### 1.6 **Programming File Size**

Programming files are encrypted with factory key or user key. So, the file (.dat or .spi) cannot be compressed to reduce the file size. The following table lists the PolarFire FPGA programming file sizes when custom security is disabled.

	bounty bloablo	и 
PolarFire FPG	A	

#### Table 1-2, PolarFire FPGA Programming Files Sizes—Custom Security Disabled

1		PolarFire FPGA			
		MPF100	MPF200	MPF300	MPF500
Fabric and sNVM (kB)	STAPL	5585	9611	14772	23446
	DAT	3497	6043	9307	14789
	SPI	3496	6041	9305	14788

The following tables list the PolarFire FPGA programming file sizes when custom security is enabled.

	PolarFire FPGA					
			MPF100	MPF200	MPF300	MPF500
Custom Security, Fabric	STAPL	Master Files	5595	9621	14784	23456
, and sNVM (KB)		UEK1/UEK2	5585	9611	14774	23446
	DAT	Master Files	3502	6047	9312	14794
		UEK1/UEK2	3497	6043	9307	14789
	SPI	Master Files	3498	6044	9308	14790
		UEK1/UEK2	3496	6041	9305	14788
Custom Security (kB)	STAPL	NA	84	84	84	84
	DAT	NA	8	8	8	8
	SPI	NA	4	4	4	4

### Table 1-3. PolarFire FPGA Programming Files Sizes—Custom Security Enabled

For example, MPF200 programming file size (SPI) that contains Security, Fabric, and sNVM is 6044 Kbytes or ~ 6 MB. The following table lists examples of external SPI Flash memory densities that are required based on the number of programming images stored.

Table 1-4.	PolarFire FPGA-	-Approximate	<b>External SPI</b>	<b>Flash Memory Size</b>
------------	-----------------	--------------	---------------------	--------------------------

Number of Images	External SPI Flash Size
1	6 MB
2	12 MB
3	18 MB
4	24 MB

The following table lists the PolarFire SoC FPGA programming file sizes when custom security is disabled.

### Table 1-5. PolarFire SoC FPGA Programming Files Sizes—Custom Security Disabled

		PolarFire SoC FPGA <sup>1</sup>
		MPFS250T
Fabric, sNVM, and eNVM (kB)	STAPL	14717
	DAT	9261
	SPI	9259
<sup>1</sup> Other PolarFire SoC EPGA devices will be updated in f	utura	

Other PolarFire Soc FPGA devices will be updated in future.

The following tables list the PolarFire SoC FPGA programming file sizes when custom security is enabled.

			PolarFire SoC FPGA <sup>1</sup>
			MPFS250T
Custom Security, Fabric	STAPL	Master Files	14721
, and sNVM (kB)		UEK1/UEK2	14714
	DAT	Master Files	9263
		UEK1/UEK2	9258
	SPI	Master Files	9259
		UEK1/UEK2	9257
Custom Security (kB)	STAPL	NA	85
	DAT	NA	8
	SPI	NA	4
<sup>1</sup> Other PolarFire SoC FPGA devices wi	ll be updated i	n future.	

### Table 1-6. PolarFire SoC FPGA Programming Files Sizes—Custom Security Enabled

# 2. Device Programming Flow

The device programming flow starts when the system controller receives or initiates device programming and ends when the bitstream data is fully transferred and verified. The system controller fetches the bitstream data block-byblock to program the device. Authentication of the bitstream and verification of the programmed contents are part of the programming flow. The security settings are enabled either after erasing the device contents or on completion of device programming. On successful completion of programming, the system controller resets the device to run the programmed design. This programming flow is common to all the programming modes.

The following figure summarizes the device programming flow.

#### Figure 2-1. Programming Flow



\* Applicable for PolarFire SoC FPGA only

**Note:** Programming cycle count is incremented for both programming and erase operations, since erase is internally a programming scheme. For more information about programming cycle count, see the PolarFire FPGA and PolarFire SoC FPGA System Services User Guide.

# 2.1 **Programming Time**

Programming time is the time taken to erase the existing contents of the device, process bitstream data, program the device, and verify the programmed contents. The programmed content is verified as the next block of data is loaded for programming. The simultaneous programming and verification mechanism considerably reduces the total programming time.

The total programming time of both the device families is less than 60 seconds. For information about programming time for specific devices and programming modes, see respective PolarFire FPGA Datasheet or PolarFire SoC FPGA Advance Datasheet.

# 3. Programming Modes

This section describes the three programming modes in detail.

# 3.1 JTAG Programming

Both PolarFire FPGA and PolarFire SoC FPGA have a built-in JTAG controller that is compliant with the IEEE 1149.1 and IEEE 1532 standards. The JTAG controller communicates with the system controller using a command register that sends the JTAG instruction to be executed and a 128-bit data buffer that transfers any associated data.

### 3.1.1 JTAG Programming Interface

In both the PolarFire FPGA and PolarFire SoC FPGA, the JTAG pins are located in a dedicated I/O bank 3 VDDI. For information about the I/O states during JTAG programming, see 5. I/O States During Programming.

The JTAG bank voltages can be set to operate at 1.8 V, 2.5 V, or 3.3 V. The following table lists the JTAG pins.

Pin Name	Direction	Weak Pull-Up/Unused Condition	Description
TMS	Input	Yes/DNC	JTAG test mode select.
TRSTB	Input	Yes <sup>1</sup>	JTAG test reset. Must be held low during device operation.
TDI	Input	Yes/DNC	JTAG test data in. In ATPG or test mode, when using a 4-bit tdi bus, this IO is used as tdi[0].
ТСК	Input	No <sup>2</sup>	JTAG test clock
TDO	Output	No/DNC	JTAG test data out.

#### Table 3-1. JTAG Pins

1. If TRSTB is unused and in the avionics mode, either an external 1 k $\Omega$  pull-down resistor must be connected to it to override the weak internal pull-up or it must be driven low from the external source.

2. In unused condition, must be connected to VSS through 10  $k\Omega$  resistor.

## 3.1.2 JTAG Timing

Proper operation of JTAG programming depends on the timing relationship between JTAG pins as shown in the following figure. For recommended timing values, see JTAG switching characteristics in respective PolarFire FPGA Datasheet or PolarFire SoC Advance Datasheet.

Figure 3-1. JTAG Signals Timing Diagram



### 3.1.3 JTAG Programming Using FlashPro Programmer

Microchip FlashPro programmer (version 5 or later) can be used to program both the device families through the dedicated JTAG interface. This can be done either using the Libero SoC or a standalone FlashPro Express.

The FlashPro programmer connects to the device via a 10-pin programming header using a FlashPro cable (10-pin ribbon), as shown in the following figure.





\* Applicable for PolarFire SoC FPGA only.

The following table lists the FlashPro header signals.

Pin Number	Signal	Direction to FlashPro Programmer	Description
1	TCK/SCK	Output	JTAG/SPI clock.
2	GND	—	Signal reference. GND pins must be connected.
3	TDO/MISO	Input	JTAG/SPI data output from programming device.
4	PROG_MODE	Not connected	Unused
5	TMS/SS	Output	JTAG test-mode select/SPI slave select.
6	VJTAG/VSPI	—	Target interface voltage input.
7	VPUMP	Not connected	Unused
8	TRSTB	Output	JTAG test reset.
9	TDI/MOSI	Output	JTAG/SPI data input to programming device.
10	GND		GND

### Table 3-2. FlashPro Header Signals

A single FlashPro programmer can program multiple Microchip FPGAs from the same family or from different families in a single JTAG chain. The TDO pin of the JTAG header represents the beginning of the chain. The TDI pin of the last device connects back to the JTAG header, thus completing the JTAG chain. The following types of FPGAs can be added to a JTAG chain:

- Microchip devices targeted for programming
- Microchip bypass devices not targeted for programming
- Non-Microchip bypass devices

When a device is in bypass mode, the device's data register length is automatically set to 1 and the device stops responding to any programming instructions. To place a device in bypass mode, the instruction register (IR) length must be known. For Microchip FPGAs, the IR length is obtained automatically by the FlashPro Express. For non-Microchip FPGAs, the boundary scan description language (BSDL) file, which contains a sequence of boundary scan commands and data, must be loaded, or the IR length must be manually entered in the FlashPro Express. For more information about JTAG chain programming, see FlashPro User's Guide.

#### Figure 3-3. Device Programming in JTAG Chain



For information about power supply requirement and filtering capacitors, see respective UG0726: PolarFire FPGA Board Design User Guide or UG0901: PolarFire SoC Board Design Guidelines User Guide.

The following figure shows the connections between the programming header and the device.

Figure 3-4. Connecting FlashPro Programmer to a Device



### 3.1.4 JTAG Programming Using External Microprocessor

An external microprocessor can be used to program the device through the dedicated JTAG interface. This type of programming requires that the external microprocessor run DirectC, a Microchip programming solution for FPGAs, and the microprocessor's GPIO ports drive the JTAG interface.

**Note:** The DirectC solution supports programming of the FPGA fabric, sNVM, eNVM (for PolarFire SoC FPGA only), and user security settings. DirectC is used by adding the necessary APIs and compiling the source code to create a binary executable. The binary executable is downloaded to the external microprocessor along with the programming data file. For more information, see the latest version of the *DirectC User Guide* available on the Microsemi DirectC solution webpage.

Security only bitstream must be programmed only on erased or blank devices. If the security bitstream is used to program a previously programmed FPGA, it disables the FPGA Array. The fabric must be re-programmed to enable it.

The following figure shows a sample implementation of device programming using an external microprocessor running DirectC.



Figure 3-5. Programming Using External Microprocessor

\* Applicable for PolarFire SoC FPGA only.

# 3.2 SPI Slave Programming

Both the device families can be programmed using an external SPI master such as an external microprocessor or a FlashPro programmer through the SPI interface. See Table 3-4 for the pin settings that must be used to configure the system controller SPI in slave mode.

The SPI slave or master mode is determined by IO\_CFG\_INTF SPI pin at device Power-on Reset (POR) and cannot be switched dynamically. A power cycle or DEVRST is required to change the SPI configuration from Slave to Master or vice-versa by configuring the IO\_CFG\_INTF pin, as mentioned in Table 3-3.

When SPI is in Slave mode, fabric has no access to SPI and the SPI interface is dedicated to the system controller.

Design initialization from an external SPI flash is not supported when the device is in SPI slave programming mode. For information about design initialization, see PolarFire FPGA and PolarFire SoC FPGA Power-up and Reset User Guide.

#### 3.2.1 SPI Slave Programming Interface

In addition to the standard SPI signals, both the device families provide two pins—SPI\_EN and IO\_CFG\_INTF—for configuring the SPI controller.

The following table lists the system controller's SPI pins and specifies what must be done if a pin is not in use (unused condition). For information about unused conditions and power sequence, see respective UG0726: PolarFire FPGA Board Design User Guide or UG0901: PolarFire SoC FPGA Board Design Guidelines User Guide.

SPI Pin Name	Direction	Description	Unused Condition
SCK	Bidirectional	SPI clock. <sup>1</sup>	Connect to VSS through a 10 $k\Omega$ resistor
SS <sup>2</sup>	Bidirectional	SPI slave select. <sup>1</sup>	Connect to VSS through a 10 $k\Omega$ resistor

#### Table 3-3. System Controller SPI Pins

continue	continued				
SPI Pin Name	Direction	Description	Unused Condition		
SDI	Input	SDI input. <sup>1</sup>	Connect to VDDI3 through a 10 $k\Omega$ resistor		
SDO	Output	SDO output. <sup>1</sup>	DNC		
SPI_EN	Input	<ul><li>SPI enable.</li><li>O: SPI output tristated</li><li>1: Enabled</li><li>Pulled up or down through a resistor or driven dynamically from an external source to enable or tristate the SPI I/O.</li></ul>	Connect to VSS through a 10 k $\Omega$ resistor		
IO_CFG_INTF	Input	<ul><li>SPI I/O configuration.</li><li>0: SPI slave interface</li><li>1: SPI master interface</li><li>Pulled up or down through a resistor.</li></ul>	Connect to VSS through a 10 k $\Omega$ resistor		

1. Shared between the system controller and the FPGA fabric/MSS (for PolarFire SoC FPGA only). When the system controller's SPI is enabled and configured as master, the system controller hands over the control of the SPI to the fabric (after device power-up)/MSS (for PolarFire SoC FPGA only). When the SPI\_EN pin is disabled (driven low) or when the SS is driven HIGH, the system controller's SPI outputs are tristated.

2. The system controller SS pin is an active-low signal. In unused condition, the pin must be tied to VSS to avoid a floating pin on the device.

The SPI\_EN and IO\_CFG\_INTF pins must be configured external to the device. This can be done by using jumpers on the board or by bootstrapping. The following table lists the SPI\_EN and IO\_CFG\_INTF configuration for SPI slave programming.

### Table 3-4. System Controller's SPI Configuration - SPI Slave

SPI Pins	3	SPI Slave Programming	Description
SPI_EN	IO_CFG_INTF		
0	x	No	Dynamic switching from Slave to Master or vice-versa is
1	0 (SPI slave mode)	Yes	required to change the SPI configuration from Slave to Master
1	1 (SPI master mode)	No	or vice-versa by configuring the IO_CFG_INTF pin.

## 3.2.2 SPI Slave Programming Using FlashPro Programmer

Microchip FlashPro programmer (version 5 or later) can be used to program device through the dedicated SPI. This can be done using either the Libero SoC or a standalone FlashPro Express. The FlashPro programmer is connected to the device SPI ports, as shown in the following figure.

The target board must provide power to the VDD, VDD18, VDD25, and VDDI3.



### Figure 3-6. SPI Slave Programming Using External Programmer

Device Programming using SPI Slave can be selected in Libero SoC Design Flow > Configure Hardware > Programming Connectivity and Interface.

### 3.2.3 SPI Slave Programming Using External Microprocessor

An external microprocessor (such as a host PC or another Microchip FPGA) can be used to program the device through the dedicated SPI port, as shown in the following figure. This type of programming requires that the external microprocessor run the Microchip SPI-DirectC solution. The external microprocessor can also control the SPI\_EN, IO\_CNF\_INTF, and DEVRST\_N pins to program the device.

SPI-DirectC supports programming of the FPGA fabric, sNVM, eNVM (for PolarFire SoC FPGA only) and user security settings. SPI-DirectC is used by adding the necessary APIs and compiling the source code to create a binary executable. The binary executable is downloaded to the external microprocessor along with the programming data file. For more information, see the latest version of the *SPI-DirectC User Guide* available on the Microsemi DirectC solution webpage. The example project (Direct-C installer) is also available on the Downloads tab.

For information about FlashPro header signals, see Table 3-2.

#### Figure 3-7. SPI Slave Programming Using External Microprocessor



# 3.3 SPI Master Programming

When the system controller SPI is configured as a master, a device can program itself. In SPI master programming, the programming images are stored in the external SPI flash memory using the SPI directory. For more information about the SPI directory and about programming the external SPI flash memory, see 10. Programming the External SPI Flash.

SPI master programming supports auto update and IAP. In auto update programming, if the version of the update image is found to be different from the currently programmed version, the system controller reads the update image bitstream from the external SPI flash memory and programs the device on power-up. In IAP, the user application initiates the device program, and the system controller reads the bitstream from the external SPI flash memory to program the device. The auto update and IAP operations are atomic and cannot be interrupted by JTAG or SPI slave commands.

The Auto Update feature is not enabled by default and if required, this needs to be enabled using Libero SoC. SPI Master mode also supports Auto Programming and Auto Recovery, see Table 3-5. These two features are enabled by default and do not require user configuration.

For information about the I/O states during SPI master programming, see 5. I/O States During Programming.

The following table lists the initiation sources for the features supported by SPI master programming.

#### Table 3-5. Device Program Initiation Sources

Programming Feature	Description	Initiation Source
Auto programming	Programs a blank device	Device reset or power-cycle
Auto update	Updates device contents automatically	Device reset, power-cycle, or system service request
IAP	Updates device contents upon user request	System service request
Auto recovery <sup>1</sup>	Automatically recovers the device from programming failure	Device power failure during programming

<sup>1</sup> If there is a power interruption while Auto update or IAP updating the eNVM (for PolarFire SoC FPGA only) or sNVM, then the auto-recovery is not triggered. Though, the eNVM (for PolarFire SoC FPGA only) or sNVM are not updated completely, the device starts up and boot as normal. However, the partially programmed eNVM (for PolarFire SoC FPGA only) or sNVM causes the user design to malfunction. In this case, the user needs to use different mechanisms like VERIFY action or Digest Check to determine if the programming is successful.

For information about implementing Auto update and IAP, see AC466: PolarFire FPGA Auto Update and In-Application Programming Application Note. The following figure shows the recommended board configuration for SPI master programming. The VDDI3 must match the voltage specified in the datasheet associated with the external SPI flash.





### 3.3.1 SPI Master Programming Interface

The SPI\_EN and IO\_CFG\_INTF pins must be configured external to the device by using jumpers on the board or by bootstrapping. The following table provides the SPI\_EN and IO\_CFG\_INTF pin configuration details for SPI master programming.

Table 3-6 S	vstem Controlle	r's SPI Configu	ration—SPI Master
Table 3-0. 3	ystem controlle	a s sri connyu	Talion—ori Maslei

SPI Pins		SPI Master Programming	
SPI_EN	IO_CFG_INTF	IAP	Auto Update
0	x	No	No
1	0 (SPI slave mode)	No	No
1	1 (SPI master mode)	Yes	Yes

#### 3.3.1.1 System Controller SPI Mode and Clock

The system controller SPI operates in data transfer mode 3 (SPI mode 3) for SPI flash read operations. Both the clock polarity (SPO/CPOL) and clock phase (SPH/CPHA) for this data transfer mode must be set to HIGH. The system controller's SPI operates at a fixed clock of 20 MHz.

### 3.3.2 System Services

Both PolarFire FPGA and PolarFire SoC FPGA devices include a System Controller, which accepts and responds to system service requests from the user.

The user application can initiate the following programming related system services:

- Bitstream authentication
- IAP image authentication
- · Auto update
- IAP

#### 3.3.2.1 PolarFire FPGA System Services

In PolarFire FPGA, system services are system controller actions initiated by the fabric user logic through the system controller's system service interface (SSI). For initiating the system services, the fabric user logic requires the

PF\_SYSTEM\_SERVICES SgCore IP available in the Libero catalog. The following figure shows the design interface between fabric and System Controller.



#### Figure 3-9. Design Interface Between Fabric and System Controller

For information about PolarFire FPGA system services driver and example SoftConsole project, see *Firmware Catalog*, which is available in the Libero SoC installation package.

#### 3.3.2.1.1 PolarFire System Services Configurator

The following figure shows the PolarFire System Services Configurator.

#### Figure 3-10. PolarFire FPGA Core System Services Configurator

Configurator		
PolarFire System Ser	vices	
icrosemi:SgCore:PF_SYSTEM_SERVICES		
Configuration SNVM		
Device and Design Information Services		-
Serial Number Service:	UserCode Service:	
Design VersionService:	Device Certificate Service:	
Read Digest Service:	Query Security Service:	
Read Debug Info Service:		PF SYSTEM SERVICES 0
Design Services		
Bitstream Authentication Service: 🗹	IAP Image Authentication Service:	
Data Security Services		RESETN SS BUSY
Data Signature Service:	Secure NVM Write Service:	APBSlave USR_RDVLD—
Secure NVM Read Service:	PUF Emulation Service:	SYSSERV INIT REO
Nonce Service:		5155ERT_112
Fabric Services		PF_SYSTEM_SERVICES
Digest Check Service:	IAP Service:	
IAP Auto Update Service:		
		-
		*I
1	•	Symbol /
, ,		
🗉 Messages 🤨 Errors 🔺 Warnings 🙂 Inf	0	
1		
Help 👻		OK Cance

The fabric master is connected to the PF\_SYSTEM\_SERVICES core using the APB interface. The PF\_SYSTEM\_SERVICES core can be configured using the PolarFire System Services configurator in Libero SoC, as shown in Figure 3-10. For more information, see UG0848: PolarFire System Services User Guide.

#### 3.3.2.2 PolarFire SoC FPGA System Services

In PolarFire SoC FPGA, system services are System Controller actions initiated by PolarFire SoC MSS. MSS communicates with the System Controller over System Controller Bridge (SCB) bus. The following figure shows the design interface between MSS and System Controller.

PolarFire<sup>®</sup> SoC FPGA sNVM pNVM PUF MSS System Controller SCB System Services **CPU Core Complex** ١L Device and Design Information Services Device Programming Services Data Security Services Fabric Services Debug Services Passcode Services SPI Flash Memory Read Service System Controller SPI Cryptoprocessor and JTAG NRBG

Figure 3-11. Design Interface Between MSS and System Controller

For information about PolarFire SoC FPGA MSS system services driver and example SoftConsole project, see GitHub.

### 3.3.2.3 System Service Request

In both PolarFire FPGA and PolarFire SoC FPGA, the system service request is initiated by passing a 16-bit system service descriptor to the System Controller. The lower seven bits of the descriptor specify the service to be performed and the upper nine bits specify address offset. There is a 2 Kbytes internal mailbox RAM memory space. This space is used for passing the input data and storing the service request output that is returned by the System controller. The mailbox address specifies the service-specific data structure that is used for any additional inputs to or outputs from the service. On completion of service, the System Controller writes a status code indicating the successful completion of the system service or an error code. The following table lists the system service request descriptor bits. For information about mailbox read/write communication from Fabric, see UG0848 PolarFire System Services User Guide.

Table 3-7. P	olarFire FPGA	and PolarFire	SoC FPGA	System Service	<b>Request Descriptor</b>
--------------	---------------	---------------	----------	----------------	---------------------------

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	Specifies the address offset in mailbox RAM to access minimum four bytes of memory. Mailbox addresses are specified using a word offset (0-511).

continued			
System Service Descriptor Bit Field	Value	Description	
6:0	SERVICECMD	Service command for System Controller to execute the request.	

For more information about system services, see PolarFire FPGA and PolarFire SoC FPGA System Services User Guide.

#### 3.3.2.4 Bitstream and IAP Image Authentication System Services

For security and reliability reasons, the programming bitstream must be authenticated and validated before the device is programmed. Successful authentication of the bitstream prevents auto recovery. While the authentication is in progress, the fabric user logic in PolarFire FPGA and MSS user application in PolarFire SoC FPGA continues to operate normally, though without access to SPI flash and system services. Before the device is programmed using auto update or IAP, the user application can run the authentication system service.

**Note:** If the bitstream authentication system service is initiated while a new bitstream is being loaded through the JTAG interface, the system service takes precedence, and the JTAG operation fails.

#### 3.3.2.4.1 Bitstream Authentication System Service

The bitstream authentication system service parses a bitstream image stored in the SPI flash and verifies the integrity of the bitstream. The following table lists the fields in a bitstream authentication service request.

#### Table 3-8. Bitstream Authentication Service Request

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	Mailbox address. For the format, see Table 3-9.
6:0	23H	Bitstream authentication command code.

The following table describes the bitstream authentication service mailbox format.

#### Table 3-9. Bitstream Authentication Service Mailbox Format

Offset	Length (bytes)	Parameter	Direction	Description
0	4	SPIADDR	Input	Address of the bitstream in SPI flash. If the external SPI flash device does not support 32-bit addresses, SPIADDR[31:24] is ignored.

#### 3.3.2.4.2 IAP Image Authentication System Service

The IAP image authentication system service parses an image stored in the SPI flash and verifies the integrity of the image descriptor, bitstream, and design initialization data.

The following table lists the fields in an IAP image authentication service request.

#### Table 3-10. IAP Image Authentication Service Request

System Service Descriptor Bit Field	Value	Description
15	—	Reserved.
14:7	IMAGEID[7:0]	Identifies the image index in the SPI directory for image authentication.
6:0	22H	Authenticates image command.

#### 3.3.2.4.3 Authentication Service Status Codes

If bitstream authentication or IAP image authentication is successful, the status code 0 is generated. If bitstream authentication or IAP image authentication fails, an 8-bit error code is generated. For the detailed information about error codes, see 11. Appendix: Error Codes.

#### 3.3.2.4.4 Usage of Authentication System Services

The programming image contains the image descriptor, bitstream, and optional design initialization data. The bitstream authentication system service can be used to authenticate the bitstream only. The IAP image authentication system service, however, can be used to authenticate the entire programming image, including the image descriptor, bitstream, and optional design initialization data.

#### 3.3.3 Auto Update

For auto update to occur, the auto update feature needs to be enabled in the user design. On power-up, the device selects the newer version of the first two images stored in the SPI directory. If the version of the newer image does not match that of the currently programmed image, then auto update occurs. The following figure shows the high-level flow of auto update programming.





As part of IAP recovery when power fails during IAP or partially programmed with an invalid image
 As part of auto update recovery when power fails during auto update

The following figure shows the detailed flow of auto update programming.





Condition for update: version of the design differs from the update image or the device is blank.
 Device checks only BITS (starting bits of the bitstream) and AUTH (encryption keys information) components of

the bitstream as part of the programming. 3. The device is not programmed, and user intervention is required.

The following table lists example auto update conditions when different image versions are available in the SPI flash.

Version Running on the Device	First Two Image Versions Available in SPI Flash	Back Level Protection	Image Version Selected for Auto Update
Blank device	2, 3	Disabled	3
3	2, 3	Disabled	No auto update
3	1, 2	Disabled	2
2	1, 2	Disabled	No auto update
1	1, 2	Disabled	2
2	3, 4	Enabled and set to 4	No auto update
3	3, 5	Enabled and set to 4	5
2	3, 5	Enabled and set to 4	5
5	2, 3	Enabled and set to 4	No auto update

Table 3-11. Example Auto Update Conditions

#### 3.3.3.1 Auto Update on a Blank Device (Auto Programming)

When a blank device is powered up or reset (with SPI master mode enabled), the device programs itself using the newest version of the image. This process is known as auto programming.

When the device is blank and programmed using the auto programming method with security-enabled bitstream, subsequent programming can only be done using a custom security-enabled bitstream file (UEK1/UEK2). For more information about generating security enabled bitstream, see 1.4 Adding User Security Settings to the Bitstream.

#### 3.3.3.2 Auto Update on a Pre-programmed Device

Auto update is also initiated through system services on a pre-programmed device. If the device is preprogrammed, it compares the update image with the currently programmed image. If the version of the update image is found to be different from the currently programmed version, auto update programming is initiated.

To perform auto update on a preprogrammed device, the user application must initiate a system service request. The system controller executes the system service request and programs the device.

The user application cannot obtain the status code in the following scenarios:

- If the auto update program is successful, the device is automatically restarted to initialize the new version of the design.
- If the auto update program fails, the auto update recovery procedure attempts to program the device with the valid image again.

The following table lists the fields in an auto update system service request.

#### Table 3-12. Auto Update System Service Request

System Service Descriptor Bit Field	Value	Description
15:7		Reserved.
6:0	46H	Auto update programming command.

When auto update is not enabled in the user design, the auto update system service can be used to update the device with the newest image using the user application.

Note: Auto update system service does not generate an error if SPI controller is not in the master mode.

#### 3.3.3.3 Recovery on Auto Update Programming Failure

When power fails during auto update programming, the auto update programming flow is initiated on the next boot cycle to program the device with the newest image.

**Note:** If the device fails to program the newer image, it retries once before programming itself with the older version of the image. If the device remains blank at the end of auto update, there is no indication through I/O and user intervention is required.

#### 3.3.3.4 Enabling Auto Update Option in User Design

To enable auto update, follow these steps:

- 1. Click Configure Design Initialization Data and Memories and select the SPI Flash tab.
- 2. Select the **Enable Auto Update** checkbox.

#### Figure 3-14. Auto Update Setting

			Reports 🗗 ×   PCIe_RP_Top_derived_constraints.sdc 🗗 ×   Constraint Manager 🗗 ×   🔛 PCIe_RP	Top 🗗
system services	🔍 👻 🔲 Simulation Mode	<u> </u>	reactions and send that the second send that the	
ame	/ Version	-	Design Initialization   uPROM   sNVM   SPI Flash*   Fabric RAMs   eNVM	
- CoreAXI4Interconnect	2.7.100 (*)		Apply Discard Help	
- CoreAXI4Interconnect	2.2.102			
CoreAXITOAHBL	3.5.100	1		
Some CorePCIF	4.2.100	_	P Enable Auto Update	
- See CorePCIF_AHB	4.2.100			
Peripherals			SPI Hash memory size: [128] Mb	
Core1553BRT_APB	4.3.106		Usage statistics SPI Flash Clients	
- 6- Core429	3.12.105			
Core429 APB	3.12.105		Available memory (KB):131071 Add Telt Delete	
CoreAXI4DMAController	2.0.100		Used memory (RB): 0	
- See CoreSPI	5.2.104			
CoreSurSequices DE	2 2 116	_	Free memory (KB): 131071 Page Name	Index
In CorellAPT	5.6 102		Program Name type	muex
Conclusion Conclusion	5.6.102			
Belefie Seter Series	3.0.102	_		
PolarFire System Services	5.0.100			
FolarrireSoc reatures	3.0.100			
PolarFireSoC MSS System (Pre-production)	20,100			
Polarfiesoc MSS System (Pre-production)	2.0.700	_		
Polorriresoc (Hiss system for sivia (Pre-production)	1 20.100			
Processors	2.0.102			
COTEABC	3.8.102			
Corekist-V_AXI4	2.0.102	_		
Polarriresoc mss system (Pre-production)	20,100			
PolarFireSoC MSS System (Pre-production)	20.100			
Polari resol. MSS System for SVG (Pre-production)	20.100			
User Defined	2.4.400			
COREDDK_IIP	21.100			
- CoreDDR TIP	1.1.124 (*)	- Contraction of the local division of the l		

3. Click **Configure Programming Options**, and specify the design version and back level version, as shown in the following figure.



#### Figure 3-15. Design Version

#### 3.3.3.5 Auto Update Use Models

Auto update is initiated when a different version of the programming image is available in the SPI flash memory. For more information, see 10.2 SPI Directory. The device uses the Bits/Version component of the programming image to determine the version. The Bits/Version component appears at the beginning of a bitstream and contains version information. This section describes three auto update use models-ping pong, golden image, and single image. Based on the design requirement, any of these models can be used.

#### Ping Pong

Auto update uses the newer of the first two images on the SPI flash memory. When a new image is written to the SPI flash memory, the older of the two images is overwritten with the new image. This is known as the ping pong model and is used when the previous image version needs to be retained along with the newer image. This facilitates an automatic rollback to the previous image if the new image fails. The following figure shows the ping pong use model.



#### Figure 3-16. Ping Pong Use Model

#### Golden Image

When auto update fails with a newer version of the image, the device needs to be updated safely using a working image. This image is known as the golden image. When a new image is written to the SPI flash memory, it must not overwrite the golden image. The following figure shows the golden image use model.



#### Figure 3-17. Golden Image Use Model

#### Single Image

This model is used when only one image is available for updating the device. The following figure shows the single image use model.

#### Figure 3-18. Single Image Use Model



### 3.3.4 IAP

IAP reprograms the device with a specific programming image. In IAP, regardless of the image version, the device chooses the programming image based on either the image index or the SPI image address. The fabric user logic in PolarFire FPGA and MSS user application in PolarFire SoC FPGA specifies the programming image and initiates reprogramming of the device using the IAP system service.

#### 3.3.4.1 IAP Using System Service

The user application initiates an IAP system service request using fabric user logic in PolarFire FPGA and MSS user application in PolarFire SoC FPGA. The system service specifies whether the image is used for verification or programming. The system controller automatically reads the bitstream from the SPI flash to verify or program the device contents.

#### Verify Operation

The verify operation compares the specified programming image contents with the device contents. The following table lists the fields in an IAP system service request using the image index.

System Service Descriptor Bit Field	Value	Description
15	_	Reserved.
14:7	SPI_IDX[7:0]	Identifies the image index in the SPI directory for IAP operation.
6:0	44H	IAP verify operation.

#### Table 3-13. IAP Verify Request by Image Index

An SPI flash memory address can be specified instead of the image index within the SPI directory, as shown in the following table.

#### Table 3-14. IAP Verify Request by Image Address

System Service Descriptor Bit Field	Value	Description	
15:7	MBOXADDR[10:2]	Mailbox address. For the format, see Table 3-17.	
6:0	45H	IAP verify operation.	

If the IAP verification is successful, the status code 0 is generated. If the IP verification fails, an 8-bit error code is generated. For the detailed information about error codes, see 11. Appendix: Error Codes.

Digest Check system service is recommended to verify the integrity of the device contents instead of IAP verify operation. For more information, see respective PolarFire FPGA Datasheet or PolarFire SoC Advance Datasheet.

**Note:** Digest printed during programming (same as in \*.digest file) is bitstream payload digest. It is meant for device to confirm that it receives the correct bitstream payload. Digest exported from DEVICE\_INFO is the digest of the actual memory content. It does not have other metadata that is included in the encrypted bitstream payload, so it is different than one generated during programming.

#### **Program Operation**

The program operation updates the device contents using a specified programming image. The IAP program operation does not authenticate the image before executing the program. The image can be authenticated using the IAP image authentication system service. For more information, see 3.3.2.4.2 IAP Image Authentication System Service.

The user application cannot obtain the status code in the following scenarios:

- If IAP is successful, the device is automatically restarted to initialize the new design.
- If IAP fails, the IAP recovery procedure attempts to program the device with image 0.

**Note:** IAP recovery considers image 0 when the pointer to image 1 in the SPI directory is null. For more information, see 10.2 SPI Directory.

The following table lists the fields in an IAP system service request using the image index.

#### Table 3-15. IAP Program Request by Image Index

System Service Descriptor Bit Field	Value	Description
15	—	Reserved.
14:7	SPI_IDX[7:0]	Identifies the image index in the SPI directory for IAP operation.
6:0	42H	IAP program operation.

An SPI flash memory address can be specified instead of the image index within the SPI directory, as specified in the following table.

#### Table 3-16. IAP Request by Image Address

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	For the mailbox format, see the following table.
6:0	43H	IAP program operation.

The following table describes the mailbox format.

### Table 3-17. Mailbox Format

Offset	Length (bytes)	Parameter	Direction	Description
0	4	SPIADDR	Input	Programming image address in SPI flash memory. If the attached SPI flash device does not support 32-bit addresses, SPIADDR[31:24] is ignored.

### 3.3.4.2 Recovery on Programming Failure

When power fails during IAP, the device programs itself with image 0.

**Note:** When the device fails to program the specific image, it retries once before programming itself with image 0. If the device is still blank at the end of IAP, there is no indication through I/O and user intervention is required.

### 3.3.4.3 IAP Flow

The following figure shows the IAP flow.

#### Figure 3-19. IAP Flowchart



\* Device checks only BITS (starting bits of the bitstream) and AUTH (encryption keys information) components of the bitstream as part of the programming.

### 3.3.4.4 IAP Use Model

Both the device families support the multi-image IAP use model, which allows up to 255 images to be stored in the SPI flash memory. The image descriptor pointers are in Sector 0 of the SPI flash memory. The device can be programmed with any image; however, if the program fails, the device is programmed with image 0. The programming image pointer next to the image 0 pointer must be null (empty slot). This model is used when the device needs to be updated with a specific image from among the available images. Figure 3-20 shows the multi-image use model.

### Figure 3-20. Multi-Image Use Model



# 4. Bypassing the Back Level Protection

If Back Level protection is enabled in the Configure Security tool, the back level protection can be bypassed for SPI bitstreams while exporting the bitstream using Libero. To prevent Programming Recovery failures, enable the **Bypass the Back Level Protection for Recovery/Golden bitstream (SPI files only)**, as shown in the following figures.

Figure 4-1. PolarFire FPGA—Selecting Bypass Back Level Protection Feature

	Export Bitstream				×
lop Module(root): log_car_sest					•
Tool	Bitstream file				
- 😫 Open Netlist Viewer	Name: sample		Existing files:		
V Synthesize	Laration Eventue		<no bitstream="" files<="" td=""><td>found&gt;</td><td></td></no>	found>	
Verify Post-Synthesized Design	rocanon: In: saubie				
Generate Simulation File	Formats:				
Simulate	T man constants				
Varify Post Lawart Implementation	M STAPL Support for LSP				
Verify Timing	Chain STAPL Support for LSP, Single Microsemi device in a JTA	4G chain			
- Q Open SmartTime	DAT Support for Embedded ISP (JTAG and SPI-Slave)	)			
🖍 Verify Power	Support for Auto Programming, Auto Undate				
- 😌 Open SSN Analyzer	M SPI and IAP Services				
Configure Hardware					
Programming Connectivity and Interface	Umit SVP file size		1		
Configure Programmer	Zeroization actions				
Program Decign	2010/2010/10/00/10				
Generate FPGA Array Data	Like New (Erases all user data; device can be immediately repri	ogrammed by user)			
Configure Design Initialization Data and Memorie	Unrecoverable (Frases al data and destroys reprogrammability	v: device must be scrapped)			
V Generate Design Initialization Data		,,,			
Configure I/O States During JTAG Programming	Security options set with Configure Security tool				
- Configure Programming Options	Disable all factory key modes and configured segurity settings.				
Configure Security	Use PlashLock/UPK1 to temporarily enable settings during one	programming session.			
Generate Bitstream	Use FlashLock/UPK1 to temporarily enable settings during one	debugging session.			
Run PROGRAM Action	Back Level protection is enabled. Use FlashLock/UPK1 to bypas	ss Back Level protection.			
Generate SPI Flash Image	SmartDebun access control is enabled. Internal data may	v be accessible. Anyone can deb	up or access active prol	ses, access Live Probe, and read the con	tent of sN/M.
Run PROGRAM SPI IMAGE Action	Factory test mode is allowed. This will allow Microsemi to	perform l'alure Analysis.			
Handoff Design for Production	Zeroization through JTAG/SPI Slave is enabled. This is no	t recommended for production d	devices.		
- 🐻 Configure Permanent Locks for Production	Repeated external Fabric digest check request throug	ts reliability. View Datasheet for	additional information.		
Export Bitstream					
Export FlashPro Express Job	Programming Options set with Configure Programming Options tool -				
Export SPI Flash Image	Design version: 5 Back Level version	n: 4 🕕			
	Richard Reals have superiod				
Design Flow Design Hierarchy Stimulus Hierarchy Catalog	E E	Bitstream comp	ponents	Bypass Back Level protection for	
	-			Recovery/Golden bitstream	
Log	Master file to program			(SPI files only)	
Messages 😫 Errors 🔺 Warnings 🍈 Info	at trusted facility	Custom security	Fabric 🔽 sNVM	V	
Cleaning tool 'Generate Design Initialization Data'	File encrypted with UEK1 to program at untrusted facility or for Broadcast field undate	2	Fabric IP sNVM	E	
Cleaning tool 'Generate SPI Flash Image'	at any pater racinty or nor produced meto opoage				
Cleaning tool 'Run programming SPI Flash Image'	File encrypted with UEK2 to program			-	
Cleaning tool 'Export SPI Flash Image'	at untrusted facility or for Broadcast field update	L. L.	Fabric SNVM	F	
UInfo: Cleaning tool 'Generate Design Initializati	1				-
All initialization clients have been removed.					
Vinto: Memory files have been generated successful					1
The Concerned design initialization data has	Help				OK Cancel
Aruno, Generate desidu juitigiliseriou dara, uas o	9				

esign Flow	& X Reports & X PC	le RP Top derived constraints	.sd: 8 ×	Con	straint Manager 🛷 🛛 🔯 PCIe	RP Top 8 × Design and Mem	ory Initialization* & :
	~ [						
Top Module(root): PCIe_RP_Top 🔄 🔛 🔛	PCIe RP Top reports		A Deres A	Childrensia	une 🔒 O Info		
ctive Synthesis Implementation: synthesis	Export Bitstream						
Tool	Design version - 0 Back Level	version - 0					
🖌 😑 🕨 Implement Design	Security options set with the Confe	sure Security tool:					
Ki Open Netlist Viewer	Disable all factory key modes a	nd configured security settings					
Synthesize	Use FlashLock/UPK1 to tempor	arily enable settings during one	programming or	debuggin	g session.		
Venty Post-Synthesized Design	SmartDebug access control	ol is enabled. Internal data may	be accessible. A	nyone ca	in debug or access active probes, acces	s Live Probe, and read the content of	fsNVM.
Generate Simulation File	<ul> <li>Prototion through 1186/3P1 Save is enabled. This is not recommended for production devices.</li> </ul>						
Simulate	External Fabric/sNVM desi	gn verify and read digest reque	sts through JTA	G/SPI Sla	ve are enabled.		
Fig Place and Route	Repeated external Fabric	digest calculations can impact it	s relability. View	Datashe	et for additional information.		
Verify Post Layout implementation	- Sitetream Se(s)						
Onen SmartTime	consecont metry			10000	and a strange s	11000	
E Configure Hardware	Name: PCIe_RP_Top	Locat	ion: ting/Liber	o_Projec	t\designer\PCIe_RP_Top\export		
In Programming Connectivity and Interface							
Continue Programmer	Existing files:						
Select Programmer	PCIe_RP_Top.stp			5			
E  Program Design	PCIe_RP_Top_v2.stp			8			
Generate FPGA Array Data	PCIe_RP_Top_v3.stp						
Configure Design Initialization Data and Memories	I PCIe RP Ton v3 1.stn		-	£			
-+ Generate Design Initialization Data	Formats:						
- 🔒 Configure Programming Options		o (mag and entreland)					
Configure Security	PPD Support for 15	P (JTAG and SPI Slave)	19230				
Generate Bitstream	P DAT Support for Er	nbedded ISP (JTAG and SPI Slar	ve) 🔽 Export	separate	e ASCII HEX file for debugging		
— Sonfigure Actions and Procedures	STAPL Support for 15	P					
Run PROGRAM Action	Contraction Contract for 10	D. Direla Minacani da Jos la a	TTAC daries				
El	Champion Strong Support for 15	P, sige Moosen device in a	Jiwa chan				
Generate SPI Flash Image	SP1 Support for Au	uto Programming, Auto Update,	and IAP Service	5			
E > Debug Design	E SUP Support for 15	P Limit SVIT Be size					
A Identify Debug Design							
Handoff Design for Production	Export files for Microseni I	n House Programming (IHP):	C Yes @ No				
Sal S optimize Permapent Locks for Production							
Export bitstream	Hie types:						
Expert lish Massary Data					Bypass Back Level protection for	A second second second second	
Expert SDI Flack Image		Custom Security	Fabric/sNVM	eNVM	Recovery/Golden bitstream	Include Plaintext Pass Keys	
Const Dis Report					(*.spi files only)	(N/A for ".spi files)	
Export Design Initialization Data and Memory Report	Master Ba	<b>E</b>	E.	E	F		
	Parater me	Pr		100	1.0		
	File encrypted with UEK1		1	E	E	E I	
sign Flow Design Hierarchy Stimulus Hierarchy Catalog Files HDL Template							
	File encrypted with UEK2		1	Г	E	F	
					1		
Messages 😵 Errors 🗼 Warnings 🕕 Enfo	Zeroization actions:						
	V I for New Otraces all some day	ar desire can be immediately on	and a state of the	1			
inished: inu Apr 23 22:38:35 2020 (Elapsed time 00:01:32)	- Like New (prases dil User Bat	ay derive can be inmediately re	programmed by				
and and a second	Unrecoverable (Erases al da	ta and destroys reprogrammab	ity; device must	be scrap	(ped)		
toject saved.							
marating Direryan File Finished: Thu Snr 33 23:30:56 20							
meradrany proportion rate ranadhedi inu Apr 25 22130155 20							
a Message Search Results Cores	Help						OK Ca

Figure 4-2. PolarFire SoC FPGA—Selecting Bypass Back Level Protection Feature

When the SPI bitstream is added to the SPI flash using design and memory initialization data, the tool shows back level protection bypass feature in bitstream, as shown in the following figure.

Figure 4-3. Status of Bypass Back Level Protection



# 4.1 Bypass Back Level Protection Use Case

The following table lists the user case for Bypass Back Level Protection.

### Table 4-1. Bypass Back Level Protection Use Case

Step	SPI Bitstream	Action	Result	Design Version	Design Back Level Version	Device Back Level Version
1	Golden/Recovery	Auto Programming	Pass	2	1	1
2	IAP/Update Bitstream	Auto Update/IAP	Pass	3	2	2
3	IAP/Update Bitstream	Auto Update/IAP	Fail, Attempt Programming Recovery	4	Not Enabled	2

The steps are described as follows:

- 1. The device programs with a bitstream version 2 and back level version 1. The current device back level version is set to 1.
- 2. The device then updates with a bitstream version 3 and back level version 2. The current device back level version is set to 2.
- 3. The device attempts to update itself with a bitstream version 4 and fails to update. In this case, the device attempts to recover using a golden/recovery bitstream version 2. But the recovery also fails as the current device back level protection is set to version 2 and the golden/recovery bitstream version is equal to the back level version. The **Bypass Back Level Protection** must be enabled (see Figure 4-1) for Golden/Recovery bitstream to avoid programming recovery failures because of back level protection.

# 5. I/O States During Programming

The following table lists the I/O states that apply during various stages of programming.

### Table 5-1. I/O States for Various Programming Modes

I/О Туре	I/O States						
	JTAG Programming	SPI Slave Programming	SPI Master Programming (IAP/ Auto Update)				
System controller I/O	Enabled.	Enabled.	Enabled.				
XCVR reference clock inputs	Not affected.	Not affected.	Not affected. May be kept alive during IAP using loopback mode, allowing the XCVR link to be kept active.				
XCVR data I/O	As set by the boundary scan cell.	Not affected.	Not affected. May be kept alive during IAP using loopback mode, allowing the XCVR link to be kept active.				
GPIO and HSIO	I/Os are enabled, but the I/O state can be set using the boundary scan cell.	Can be weakly pulled up using the SPI slave instruction ISC_ENABLE.	Outputs are tristated and weakly pulled up.				
MSS I/Os for PolarFire SoC	I/Os are enabled, but the I/O state can be set using the boundary scan cell.	Can be weakly pulled up using the SPI slave instruction ISC_ENABLE.	Outputs are tristated and not in weakly pulled up state.				

In Libero SoC, the I/O states can be set before JTAG programming, and these I/O states are held at the set values during JTAG programming. The following are the I/O output state settings:

- 1: I/O is set to drive out logic HIGH
- 0: I/O is set to drive out logic LOW
- Last Known State: I/O is set to the last value that was driven out before entering the programming mode and then held at that value during programming
- Z: I/O is tri-stated

The I/O output states can be set as shown in the following figure.

Figure 5-1. I/O States During Programming (JTAG Mode Only)

Flow		Reports 🗗 🗙	StartPage 🗗 🗙 Design and I	Memory Initialization 🗗 🗙		
Module(root): PROC_SUBSYSTEM	3 9	Cosign Initialization	UPROM V SNVM V SPI Flash	V Fabric RAMs		
Tool		Annly Annly	Discard Heln		2	,
🖵 🧱 Simulate	in ob	ecity #O States During Prog	gramming - JTAG Mode Only		1	
E Constraints		en en l'en en l			C shaw BSD 5	
Manage Constraints	Load	from me Save to me			1 Show bak u	Jeta
- R Netlist Viewer						
Synthesize					_	-
Place and Route			1	17 N 1	10511 (0 1 10 1)	1
Verify Post Layout Implementation		Port Name	Macro Cell	rin Number	1/O State (Output Only)	
C. Verify Timing		COLO OUTINI	10170-01/701/5	C00	-	1
Open Smart Lime	1	GATO_OO 1[0]	ADLIB:OUTBUF	F22	<u></u>	4
Program and Debug Design	2	GPIO OUT[1]	ADLIB:OUTBUF	826	1	L
Generate FPGA Array Data				075	Last Known State	L
	3	GPIO_OUT[2]	ADLIB:OUTBUF	C26	Z	L
-• Generate Design Initialization Data			ADI TRIOLITRUE	025	7	1
Configure Hardware	L P	0100_001[0]	10000000	025	2	4
Programming Connectivity and Interface	5	REF_CLK_0	ADLIB:INBUF	E25	Z	L
Device I/O Stater During Programming - ITAG Mode Only						
Configure Programming Options	Þ	RX	ADLIB:INBUF	H18	Z	
🔞 Configure Security	7	тх	ADLIB:OUTBUE	G17	Z	1
🖻 🕨 Program Design		1.0			1.54	-
Generate Bitstream	8	resetn	ADLIB:INBUF	K22	Z	
Run PROGRAM Action		UNLISED	UNUSED	47	7	1
Generate SPI Flash Image	-	ONOSED	ONOSED	~~~	L	4
Run PROGRAM SPI IMAGE Action	10	UNUSED	UNUSED	A2	Z	L
🖻 🕨 Debug Design		in the second	10000000	122		1
SmartDebug Design	11	UNUSED	UNUSED	81	Z	
	1000	Concernments	and a second sec	1.000	-	1

6. MSS State During Programming (For PolarFire SoC FPGA only) TBD.

# 7. Programming Recommendations

To ensure successful programming, the following guidelines are recommended:

- Authenticate the bitstream before programming the device.
- Do not assert the reset pin (DEVRST\_N) during programming because this may corrupt the device configuration.
- Use the correct configuration and programming interface based on the selected programming mode.
- Configure the device I/O states (before JTAG programming) based on the design requirements. For more information, see 5. I/O States During Programming.

# 8. Brownout During Programming

Brownout is a condition that occurs when the power supplies fall below recommended levels. If brownout occurs during programming, the device automatically recovers from the programming failure (since auto recovery is enabled by default) and programs the device with a valid programming image stored in the external SPI flash.

# 9. Zeroization

Both the device families have a built-in capability that can zeroize (clear and verify) any or all configuration storage elements as per the user setting. Internal volatile memories such as LSRAMs, uSRAMs, and system controller RAMs are cleared and verified. Once the zeroization is complete, a zeroization certificate can be retrieved using a JTAG/SPI slave instruction to confirm that the zeroization process is successful. For more information about zeroization, see PolarFire FPGA and PolarFire SoC FPGA Security User Guide.

# 10. Programming the External SPI Flash

To perform IAP or auto update, an external SPI flash memory is required. This SPI flash memory interfaces with the system controller's SPI and stores the programming images.

The SPI flash memory is divided into several sectors. The 1KB memory in first sector (sector 0) is used as the SPI directory, and it contains the programming image indexes (descriptor pointers). The remaining flash memory stores the programming images.

# 10.1 Supported SPI Flash Devices

SPI flash devices from various vendors implement a standard instruction set for read operations. The system controller firmware executes the following command to identify the addressing mode (3-byte or 4-byte):

READ SERIAL FLASH DISCOVERY PARAMETER (5AH)

The system controller supports devices from Micron, Winbond, Macronix, and Spansion. However, any other device compatible with the JESD216 standard may also be used. Devices that are not JESD216-compliant may still be used if they support the FAST READ (0BH) command with 3-byte addressing. Such devices are limited to using only the first 128 Mb of the flash memory.

# 10.2 SPI Directory

The SPI directory is a collection of image descriptor pointers that point to the beginning of the programming image. Each pointer uses four bytes. If the SPI flash memory device supports only the 3-byte addressing mode, the first three bytes are used.

For IAP recovery to choose image 0 on power-up, the programming image pointer next to the image 0 pointer must be null (empty slot), otherwise auto update is chosen. The following figure shows the SPI flash directory with the programming image descriptor pointers.

#### Figure 10-1. SPI Flash Directory



The SPI directory contains the start addresses of the programming images. The SPI directory occupies 1 KB memory from sector 0 of external SPI flash memory. For example, if the external SPI flash contains three images: golden image, update image, and IAP image, then these images are stored at memory with starting the addresses: 0x400, 0xA00000, and 0x1400000. If the Libero configurator is used to program SPI flash with programming images, then the Libero configurator takes care of the programming SPI directory automatically. If the user application programs the external SPI flash with programming images, then the application must write starting addresses of each image into SPI directory starting from SPI flash address 0, as shown in the following figure.



#### Figure 10-2. SPI Flash Memory

# 10.3 Use Models for Programming SPI Flash

The external SPI flash can be programmed using either JTAG or the system controller's SPI. When the system controller's SPI is enabled and configured in SPI master mode, the system controller's SPI port is shared between the system controller and either the FPGA fabric master/MSS (for PolarFire SoC FPGA only) or JTAG. This section describes the use models for programming the external SPI flash.

## 10.3.1 Programming the SPI Flash Using External Processor

When the SPI\_EN pin is disabled (driven LOW), the system controller's SPI outputs are tri-stated, and the external processor can drive the SPI pins to program the SPI flash. Neither the system controller nor the fabric/MSS (for PolarFire SoC FPGA only) can drive the SPI interface. The external processor can drive the SPI\_EN pin LOW to

program the external SPI flash. The SPI\_EN pin can also be configured external to the device using the jumpers on the board. The SPI flash is programmed using an external processor SPI master SCK frequency. The SCK frequency is configured using external processor application. The following figure shows the connections required for programming the SPI flash using an external processor.



#### Figure 10-3. SPI Flash Programming Using External Processor

### 10.3.2 Programming the SPI Flash Using JTAG

The external SPI flash can be programmed using a FlashPro programmer (version 5 or later) through the system controller's JTAG interface. The JTAG controller uses a special JTAG instruction—SPIPROG (IR=0xb0)—to interface with the external SPI flash through the system controller's SPI. The JTAG controller in both the device families support this instruction to directly drive the system controller's SPI outputs. The following figure shows the connections required for programming the SPI flash using JTAG.

#### Figure 10-4. SPI Flash Programming Using JTAG



#### 10.3.2.1 Programming External SPI Flash Using Libero

The Libero SoC software allows you to program the external SPI flash memory with programming images. To program the SPI flash memory:

1. Go to Design Flow > Program and Debug Design > Configure Design Initialization Data and Memories, and select the SPI Flash tab, as shown in following figure.

Figure 10-5. SPI Flash Programming in Libero SoC

Project File Edit View Design Tools Help								
Jesign Flow B ×	Reports # X StartPage #	FX De	sign and Hemory Initialization 🖉 🗙					
Teo Module (root): PROC_SUBSYSTEM 🖸 O 📋 🌮 🗌	Design Initialization   uPROM   shi	MM SPER	ash* Fabric RAMs					
Tool	Apply Discard	Help						
Simulate	Drable Auto Update     SPI Flosh memory size: 128     Usage statistics     Available memory (MB):127	мв SPIT Flash O Add	ents   <b>-</b>   EdL   1	elete				
Verify Post Layout Implementation     O. Verify Timing	Used memory (MB): 36 Free memory (MB): 91	Program	Name	Туре	Index	Content File	Start Address	End Address
Bi, Verify Power		1	14P_Clent	SPE Bitstream for EAP	2	designer/PROC_SUBSYSTEM(export/PROC_SUBSYSTEM_v2.spi	0x400	0x9150af 2
Generate FPGA Array Data		R	Recovery_Bitstream	SPI Bitstream for Recovery/Golden	0	designer/PROC_SUBSYSTEMiexport/log_odr_test_dv0.spi	0xa30000	0x13232bf 0
Configure Design Initialization Data and Memories     Generate Design Initialization Data		17	AU.	SPI Bitstream for Auto Lipclate	1	deagner/FROC SUBCISTEMenporting of test dr4.as	Dx 1400000	Delatibest 4
Configure Hardware     Programming Connectivity and Interface		F	1W_Clent_1	SPI Bitstrean for LVP	3	designer/PROC_SUBSYSTEM/export/PROC_SUBSYSTEM_v5.spi	Dx:3#00000	Dx2714caf 5
Certigue regummer     Certigue regummer     Certigue regummer     Certigue regummer     Certigue Security     Certigue Security								

**Note:** For PolarFire FPGA, in order to streamline the SPI-Flash Programming support with FlashPro6, effective from Libero SoC v12.4, the vendor information is replaced with the density of the target memory.

- 2. Under **SPI Flash Clients**, add the required programming images, and click **Apply**. For more information about values to be entered in the fields, click **Help**.
- 3. Go to **Design Flow > Configure Hardware > Configure Programmer >** right-click and select **Programmer Settings** in the FlashPro tabs. User can modify the TCK frequency by checking and selecting the Force TCK Frequency to enhance the SPI flash programming time.

#### Figure 10-6. Programmer Settings

Flow	き× StartPage き× 🔽 top き×
lodule(root): top	□ ○ ⊌ 🖉 🗲 🔂 ∨ 🚯 🖬 🗗 🖸 🖸
Synthesis Implementation: synthesis	Programmer Settings ×
<ul> <li>Manage Constraints</li> <li>Implement Design</li> <li>Open Netlist Viewer</li> <li>Synthesized Design</li> <li>Generate Simulation File</li> <li>Simulate</li> <li>Place and Route</li> <li>Verify Post Layout Implementation</li> <li>Verify Post Layout Implementation</li> <li>Verify Power</li> <li>Open SSN Analyzer</li> <li>Configure Hardware</li> <li>Programming Connectivity and Interface</li> <li>Configure Programmer</li> <li>Select Programmer</li> <li>Program Design</li> </ul>	ro6/Embedded FlashPro6 FlashPro5 FlashPro4 FlashPro3 •
Generate FPGA Array Data     Generate FPGA Array Data     Generate Design Initialization Data and Me     Generate Design Initialization Data	Help OK Cancel
Configure I/O States During JTAG Programm Configure Programming Options Configure Security	Help OK Cancel
	Flow todule(root): top Synthesis Implementation: synthesis Tool Tool Tool Tool Tool Tool Tool Too

4. Double-click **Run PROGRAM\_SPI\_IMAGE Action** to get the SPI flash programmed with the SPI directory and the programming images.



#### Figure 10-7. Run PROGRAM\_SPI\_IMAGE Action

For more information about design initialization data and memories, see PolarFire FPGA and PolarFire SoC FPGA Device Power-up and Reset User Guide.

**Notes:** The following are the recommendations for SPI Flash Programming Using Libero.

- This tool erases the SPI Flash prior to programming. It is recommended to program the SPI Flash with Libero SoC prior to programming other data on the SPI Flash using non-Libero programming solutions.
- Partial update of the SPI Flash is currently not supported.
- It is not recommended to have large gaps between clients in the SPI Flash, since gaps are currently
  programmed with 1's and increases programming time.

### **10.3.3 Programming the SPI Flash Using MSS (For PolarFire SoC FPGA Only)** TBD.

# 10.3.4 Copying Contents from the External SPI Flash to the MSS User Application (For PolarFire SoC FPGA Only)

The MSS SPI copy system service allows data to be copied from the external SPI flash to the MSS user application memory. The mss\_system\_services driver includes the method to copy data from external SPI flash to the MSS user application memory.

For information about mss\_system\_services driver and example SoftConsole project, see GitHub. This MSS SPI copy system service is only useful for reading contents from the External SPI flash memory.

### 10.3.5 Programming the SPI Flash Using Fabric User Logic

When the system controller's SPI is enabled and configured as master, the system controller hands over the control of the SPI to the fabric (after device power-up). The JTAG controller that starts programming the SPI flash, or any system service request from the fabric user logic, can take over the control of SPI from the fabric.

The fabric user logic gets the programming images from an external memory source, as shown in the following figure. The fabric user logic accesses the external SPI flash using the CoreSPIcontroller and PF\_SPI macro provided in Libero Catalog. The external SPI flash is programmed using SPI master SCK frequency. The SCK frequency can be configured in user logic.

System controller can only access dedicated SPI I/Os (SPI Interface pins). System Controller cannot access the fabric IOs. As a result, all the services from the system controller using SPI (that is, programming) can only use the dedicated SPI I/Os. The user can use PF\_SPI, a macro provided in the Libero Catalog to get access to the dedicated SPI I/Os from the fabric (that is, once the system controller releases them) to access the SPI flash memory.

**Note:** To fetch the programming images and write to the external SPI flash, both the device families must be preprogrammed with a design. For more information, see AC466: PolarFire FPGA Auto Update and In-Application Programming Application Note.

#### Figure 10-8. SPI Flash Programming Using Fabric User Logic



# 11. Appendix: Error Codes

The system controller executes system service requests from the design. When a service is completed, a status code is returned to the user application. This status code can be 0 (success) or an 8-bit error code. The following table lists the error codes.

Error Code	Description	Explanation
1	Validator or hash chaining mismatch	Bitstream is constructed incorrectly, or a wrong security key is used.
2	Unexpected data received	Additional data is received after the End of the Bitstream (EOB) component.
3	Invalid/corrupt encryption key	Requested key mode is disabled, or the key could not be read or reconstructed.
4	Invalid component header	Bitstream contains invalid component data.
5	Back level not satisfied	Bitstream version is older than that of the current back level in the device.
6	Illegal bitstream mode	Requested bitstream mode is disabled by user security.
7	DSN binding mismatch	Bitstream is rejected because the Device Serial Number (DSN) in the bitstream does not match the DSN on the device.
8	Illegal component sequence	Bitstream ends in the ERR state, meaning it is an illegal bitstream. Every bitstream begins in the BEGIN state, but only a legal bitstream ends in the END state.
9	Insufficient device capabilities	Bitstream is rejected because the capabilities specified in the bitstream do not match the target device's capabilities.
10	Incorrect DEVICEID	Bitstream is rejected because an attempt by the DEVICEID specified in the bitstream does not match the part identification field of the target device.
11	Unsupported bitstream protocol version (regeneration required)	Bitstream is rejected because of an attempt made by the old device to decode the new version of bitstream or by the new device to decode the old version of the bitstream.
12	Verify not permitted on this bitstream	When the device programs the bitstream with encryption keys, it is not possible to use the bitstream later to verify the device contents because the device refers to the modified encryption keys.
13	Invalid device certificate	Device certificate is missing or invalid.
14	Invalid DIB	Device integrity bits are invalid.
21	Device not in SPI master mode	Bitstream is executed in IAP mode, but the device is not configured as SPI master.
22	No valid images found (auto update)	Bitstream is executed through auto update mode, but no valid image pointers are found.
23	No valid images found (IAP)	Bitstream is executed through IAP via index mode, but no valid image pointers are found.

### Table 11-1. Error Codes

contir	nued	
Error Code	Description	Explanation
24	Programmed design version newer than auto update image	Bitstream is executed through auto update mode, and the design version is the latest.
25	Reserved	
26	Selected image invalid and no recovery performed because the device is running a valid design	Bitstream is executed through auto update or IAP mode, and the selected image is invalid.
27	Selected recovery image failed to program	Bitstream is executed through auto update or IAP mode, and the selected recovery image failed to program the device.
127	Abort	A non-bitstream instruction is executed during bitstream loading.
128	NVMVERIFY	Fabric/security key segment verification failed.
129	PROTECTED	The device non-volatile memory cannot be modified because of device security settings.
130	NOTENA	Programming mode is not enabled.
131	SNVMVERIFY	The sNVM verify operation failed.
132	SYSTEM	An error occurred in the system hardware (PUF or DRBG).
133	BADCOMPONENT	An error is detected in a component's payload.
134	HVPROGERR	The HV programming subsystem has failed.
135	HVSTATE	The HV programming subsystem is in an unexpected state because of an error.

# 12. Revision History

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

# Table 12-1. Revision History

Revision	Date	Description
A	08/2021	The first publication of the document. This user guide was created by merging the following documents:
		<ul> <li>UG0714. PolarFire PPGA Programming User Guide</li> <li>UG0914: PolarFire SoC FPGA Programming User Guide</li> </ul>

# The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

# Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

# **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
  protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
  evolving. We at Microchip are committed to continuously improving the code protection features of our products.
  Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
  If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
  for relief under that Act.

# Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

# Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

<sup>©</sup> 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8839-2

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beiiing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongging	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth. GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin. TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malavsia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca II	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Eax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padoya
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville. IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Vieio. CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York. NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			IIK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			1 a. ++-110-92 1-3020
Fax: 905-695-1900			
1 an. 300-030-2070			