

Disco-Kraken PCB Drawings Index - EPON Based


Rev. 5-Oct-2023

PDF Page Num	Subject	Drawing Numbers
2	DK Board Size and General Layout:	Drw. 26, 63
4	Pin Layout FPGA/CPU MPFS250T-FCVG784:	Drw. 25, 61
6	FPGA/CPU 22 Power Loads	Drw. 45
7	FPGA/CPU 9 Power Feed Fills:	bulk_1v2 bulk_3v3 core_1v05 digital_1v8 digital_2v5 fpga_pll_2v5 xcvr_1v05 xcvr_clk_2v5 xcvr_pll_2v5
16	Layer Usage in this 10 Layer DK PCB Design Study	
17	PCB Physical Layers - Power Fills:	physical_layer_3 physical_layer_5 physical_layer_6
20	BGA Escapes for DDR Memory	ddr4_bga_escapes
21	Example 10 Layer Stackup from a Previous High-Speed Design	

All DK board design files are available on the web:

[https://web.pa.msu.edu/people/edmunds/Disco\\_Kraken/](https://web.pa.msu.edu/people/edmunds/Disco_Kraken/)


# Disco-Kraken - Board Size and Layout



# Disco-Kraken - PCB Floor Plan

DK Board Size:  
235 mm Square

Vertical Space  
Available: 30 mm  
4.0 mm Under PCB  
2.5 mm PCB Thickness max  
22.5 mm Max Comp Height  
1 mm Air Gap Above Max Comp




The shown locations and areas are only the current estimates.

Many functions and connectors are not shown: 125 MHz crystal Oscillator, Barnacle Connector

⊙ Mounting Screws


# MPFS250T-1FCVG784I



TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# MPFS250T-1FCVG784I I/O Banks



- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

TOP VIEW


DK Drw. 61 Rev. 8-Sept-2023

# FPGA/CPU - Power Bus Connections

<u>DK SUPPLY</u>	<u>Microchip NAME</u>	<u>FUNCTION</u>	<u>DK SUPPLY</u>	<u>Microchip NAME</u>	<u>FUNCTION</u>
CORE_1V05	VDD	Core Supply	BULK_1V2	VDDI0	I/O Bank 0 FPGA HSIO FPGA DDR4 Memory
DIGITAL_1V8	VDD18	Prgm & HSIO Aux	BULK_3V3 BULK_3V3	* VDDI1 VDDAUX1	I/O Bank 1 FPGA GPIO DK's 3V3 I/O
FPGA_PLL_2V5	VDD25	PLLs and PNVM	BULK_3V3 BULK_3V3	* VDDI2 VDDAUX2	I/O Bank 2 CPU I/O USB UPLI & QSPI
XCVR_1V05	VDDA	XCVR Power	BULK_3V3	VDDI3	I/O Bank 3 Controller JTAG & Controller SPI
XCVR_PLL_2V5	VDDA25	XCVR PLLs	10k Ohm Gnd 10k Ohm Gnd	* VDDI4 VDDAUX4	I/O Bank 4 CPU I/O Not Used No Power
XCVR_CLK_2V5	XCVR_CLK	XCVR Clk Buffers	BULK_3V3	VDDI5	I/O Bank 5 CPU SGMII Used only for CPU Clk
10k Ohm to Gnd	XCVR_REF	XCVR Clk Ref.	BULK_1V2	VDDI6	I/O Bank 6 CPU DDR CPU DDR4 Memory
* When an FPGA GPIO Bank or a CPU IO Bank operates from 2V5 or 3V3 power then that Bank's Auxiliary supply must come from the same 2V5 or 3V3 bus.			BULK_3V3 BULK_3V3	* VDDI7 VDDAUX7	I/O Bank 7 FPGA GPIO If Used It's 3V3
* When an FPGA GPIO Bank or a CPU IO Bank operates from 1V8 or lower voltage power then that Bank's Auxiliary supply must come from the 2V5 bus.			10k Ohm Gnd	VDDI8	I/O Bank 8 FPGA HSIO Not Used No Power
			DIGITAL_1V8 DIGITAL_2V5	* VDDI9 VDDAUX9	I/O Bank 9 FPGA GPIO DK's 1V8 I/O

# DK Board - FPGA/CPU - Minimum BULK\_1V2 Plane

## BULK\_1V2 Connects to: I/O Banks 0 & 6 and DDR4 Memories




TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum BULK\_3V3 Plane

BULK\_3V3 Connects to I/O Banks: 1, 1x, 2, 2x, 3, 5, 7, 7x




- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

TOP VIEW



# DK Board - FPGA/CPU - Minimum CORE\_1V05 Plane

## CORE\_1V05 Connects to FPGA/CPU: CORE




TOP VIEW

### C --> CORE 1V05

- A L --> PLL & PNVM 2V5
- B HA --> PROG & HSIO Aux 1V8
- C
- D
- E F --> XCVR Clk Ref 10k
- F
- G B --> XCVR Clk Buf 2V5
- H
- J P --> XCVR PLL 2V5
- K
- L V --> XCVR Tx&Rx 1V05
- M
- N T --> XCVR Tx Output
- P
- R R --> XCVR Rx Input
- T
- U K --> XCVR Clk Input
- V
- W
- Y Z --> Bank 0 VDD
- AA
- AB 1:9 --> Banks 1:9 VDD
- AC
- AD
- AE
- AF
- AG 1x, 2x, 4x, 7x, 9x -->
- AH Banks 1,2,4,7,9 AUX VDD

DK Board - FPGA/CPU - Minimum DIGITAL\_1V8 Plane  
DIGITAL\_1V8 Connects to: VDD18 and I/O Bank\_9




TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum DIGITAL\_2V5 Plane

DIGITAL\_2V5 Connects to: VDDAUX for I/O BANK 9




TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x -->  
Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum FPGA\_PLL\_2V5 Plane

## FPGA\_PLL\_2V5 Connects to FPGA/CPU: VDD25




TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum XCVR\_1V05 Plane


## XCVR\_1V05 Connects to FPGA/CPU: VDDA



- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum XCVR\_CLK\_2V5 Plane


## XCVR\_CLK\_2V5 Connects to FPGA/CPU: XCVR\_CLK



- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DK Board - FPGA/CPU - Minimum XCVR\_PLL\_2V5 Plane

## XCVR\_PLL\_2V5 Connects to FPGA/CPU: VDDA25



TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

10 Layer Stackup Study for the DK PCB

Current Rev. 4-Oct-2023

Study to see if DK can be routed on a balanced 10 Layer design.

Layer	Function	Copper Weight
1	Traces and Pads	1/2 oz
2	Gnd Plane	1/2 oz
3	Traces & Power Fills	1/2 oz
4	Gnd Plane	1/2 oz
5	Power Fills	1 oz
6	Power Fills	1 oz
7	Gnd Plane	1/2 oz
8	Traces	1/2 oz
9	Gnd Plane	1/2 oz
10	Traces and Pads	1/2 oz

All trace layers (1, 3, 8, 10) must be able to support 76 & 100 Ohm differential trace pairs and 40 & 50 Ohm single ended routes.


- The Zo of the differential pairs should come from a 50/50 balance of Ground Reference and opposite side reference.
- An approximate velocity match of the single ended microstrip and stripline is a big advantage.

All power routing will be done with fills on layers 3, 5, and 6. No power layer can be dedicated to a single rail.



# Physical Layer: 3

## DIGITAL\_2V5 and FPGA\_PLL\_2V5




TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
  
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
  
- 1x, 2x, 4x, 7x, 9x -->  
Banks 1,2,4,7,9 AUX VDD

# Physical Layer: 5

## BULK\_3V3 and CORE\_1V05 and XCVR\_1V05




- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

TOP VIEW

# Physical Layer: 6


## DIGITAL\_1V8 and BULK\_1V2 and XCVR\_CLK - XCVR\_PLL



TOP VIEW

- C --> CORE 1V05
- L --> PLL & PNVM 2V5
- HA --> PROG & HSIO Aux 1V8
- F --> XCVR Clk Ref 10k
- B --> XCVR Clk Buf 2V5
- P --> XCVR PLL 2V5
- V --> XCVR Tx&Rx 1V05
- T --> XCVR Tx Output
- R --> XCVR Rx Input
- K --> XCVR Clk Input
- Z --> Bank 0 VDD
- 1:9 --> Banks 1:9 VDD
- 1x, 2x, 4x, 7x, 9x --> Banks 1,2,4,7,9 AUX VDD

# DDR4 Escapes from Banks: 0, 6



Layer	Cust Thickness	Calc Thickness	Primary Stack	Description	Dk / Df
Layer - 1		0.0005 0.0020		Taiyo 4000-HFX DI 1/2oz Mix (Std Plt)	3.50 / 0.0190
Layer - 2		0.0038 0.0006	1080 - 71%	FR408HR 1/2oz P/G	3.42 / 0.0098
Layer - 3		0.0100 0.0006	0.0100 (2-2116)	FR408HR 1/2oz Sig	3.69 / 0.0089
Layer - 4		0.0040 0.0006	3313 - 63%	FR408HR 1/2oz P/G	3.48 / 0.0096
Layer - 5		0.0180 0.0012	0.018 (3-1652)	FR408HR 1oz Mix	3.90 / 0.0083
Layer - 6		0.0078 0.0012	2116 - 55% 2113 - 57%	FR408HR 1oz Mix	3.64 / 0.0091
Layer - 7		0.0180 0.0006	0.018 (3-1652)	FR408HR 1/2oz P/G	3.90 / 0.0083
Layer - 8		0.0040 0.0006	3313 - 63%	FR408HR 1/2oz Sig	3.48 / 0.0096
Layer - 9		0.0100 0.0006	0.0100 (2-2116)	FR408HR 1/2oz P/G	3.69 / 0.0089
Layer - 10		0.0038 0.0020 0.0005	1080 - 71%	FR408HR 1/2oz Mix (Std Plt) Taiyo 4000-HFX DI	3.42 / 0.0098 3.50 / 0.0190

**Materials:** Isola FR408HR High Speed High-Tg FR4


Requirement	Req. Thickness	Tol +	Tol -	Calc Thick
Incl. Plating & Mask	0.0940	0.0094	0.0094	0.0904
Incl. Mask over Laminate	0.0900	0.0090	0.0090	0.0864
Incl. Plating	0.0930	0.0093	0.0093	0.0894
After Lamination	0.0902	0.0045	0.0045	0.0866
Over Laminate	0.0890	0.0089	0.0089	0.0854




**Note**

IPC-6012 has a minimum dielectric requirement of .003543" and any nominal dielectric .0045" or less may violate this requirement based on vendor tolerances and actual lamination yields. Accepting TTM's stackup will be taken as a waiver against this requirement. With this exception, minimum dielectric thickness shall be .000984". If this is not acceptable please advise immediately so options can be reviewed and discussed. If we do not get a response within 24 hours, we will proceed with this stackup. Please also be advised that accepting this stackup has no impact on TTM meeting IPC-6012 Class 2 or Class 3 requirements. Please also note that nominal targeted dielectric gaps of .0046" or greater shall have a minimum tolerance of +/- .001" after lamination.

**Job Comment**

6 different back drills required.

Impedance Type	Layer	Design	Actual	Pitch	Plane	Target	Tol (ohms)	Predict
1  EC Microstrip	L1	0.00550	0.0055	0.0157	-	100	10	101.98
	-	0.00550	0.0055	-	L2			

Impedance Type	Layer	Design	Actual	Pitch	Plane	Target	Tol (ohms)	Predict
2  EC Stripline	L3	0.00550	0.0053	0.0157	L2	100	10	100.85
	-	0.00550	0.0053	-	L4			
3  EC Stripline	L8	0.00550	0.0053	0.0157	L7	100	10	100.85
	-	0.00550	0.0053	-	L9			
4  EC Microstrip	L10	0.00550	0.0055	0.0157	L9	100	10	101.98
	-	0.00550	0.0055	-	-			