


DK Board - FPGA/CPU - Minimum CORE_1V05 Plane

CORE_1V05 Connects to FPGA/CPU: CORE



- C --> CORE 1V05
- A L --> PLL & PNVM 2V5
 - B HA --> PROG & HSIO Aux 1V8
 - C
 - D
 - E F --> XCVR Clk Ref 10k
 - F
 - G B --> XCVR Clk Buf 2V5
 - H
 - J P --> XCVR PLL 2V5
 - K
 - L V --> XCVR Tx&Rx 1V05
 - M
 - N T --> XCVR Tx Output
 - P R --> XCVR Rx Input
 - R
 - T
 - U K --> XCVR Clk Input
 - V
 - W
 - Y Z --> Bank 0 VDD
 - AA
 - AB
 - AC 1:9 --> Banks 1:9 VDD
 - AD
 - AE
 - AF
 - AG 1x, 2x, 4x, 7x, 9x -->
 - AH Banks 1,2,4,7,9 AUX VDD

TOP VIEW