


PolarFire_SoC_SEV_KIT

PAGE NO	TITLE	PAGE NO	TITLE
01	TITLE	25	FP6 BANK0 DDR3 CONNECTOIN
02	BLOCK DIAGRAM	26	FP6 BANK2,3,4 CONNECTION
03	BANK0&8 CONNECTION	27	FP6 USB3320 INTERFACE
04	DDR4X64 CONNECTION	28	FP6 POWER GRUOND CONNECTION
05	BANK1 CONNECTION	29	USB-I2C, UART BRIDGE CONNECTION
06	BANK9 CONNECTION	30	CURRENT MEASURMENT CIRCUIT
07	FMC CONNECTOR	31	POWER CONNECTION
08	SGMII CONNECTION	32	GROUND CONNECTION
09	VSC8662 - PF SOC INTERFACE	33	POWER FLOW DIAGRAM
10	VSC8662 POWER & GND CONNECTION	34	DECOUPING CAPACITOR
11	BANK6 CONNECTION	35	12V SUPPLY CONNECTION
12	BANK7 CONNECTION	36	PWR - 5P0V & 3P3V CONNECTION
13	CSI RX INTERFACE	37	PWR - VDD CONNECTION
14	DSI TX INTERFACE	38	PWR - 1.2V, 1.5V CONNECTION
15	CP2108 INTERFACE	39	PWR - BANK1,9 CONNECTION
16	SERDES2&3 CONNECTION	40	POWER - 1.8V,1.1V-LPDDR4 CONNECTION
17	HDMI2P0 SERDES RX CONNECTION	41	POWER - 1.5V - DDR3, VTT/VREF CONNECTION
18	HDMI2P0 SERDES TX CONNECTION		
19	PCIE CONNECTORS		
20	BANK2&4 CONNECTION		
21	SD INTERFACE		
22	USB3340 INTERFACE		
23	CAN INTERFACE		
24	JTAG/SPI INTERFACE		









Project Name:		PolarFire_SoC_SEV_KIT	
Rev	Part Number:	PACTRON:	
1.0	DVP-100-000543-001		
Originator:			
Size	Date:	Sheet	
B	Tuesday, August 24, 2021	1 of 41	



TITLE		
PolarFire_SoC_SEV_KIT		
SIZE	DOCUMENT NO. DVP-100-000XXX-001	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 2 OF 41




BANK-0 & BANK-8 CONNECTION



TITLE		PolarFire_SoC_SEV_KIT	
Microsemi			
SIZE	DOCUMENT NO.	REV	
C		1.0	
DATE:	Thursday, June 02, 2022	SH 3 OF 41	




DDR4 MEMORY - X64




VTT TERMINATION


DDR DECPAS



BANK-1 CONNECTION





Voltage	IOs functionality
1.2V	DSI MIPI Tx
3.3V	UART, PCIE, GbE, MikroBus, WIFI BT




TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Thursday, June 02, 2022	SH 5 OF 41	

BANK-9 CONNECTION





TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE B	DOCUMENT NO.	REV 1.0
DATE: Thursday, June 02, 2022	SH 6 OF 41	

FMC1 CONNECTOR(HPC1) Bank1,9, SERDES 1,3



DECOUPLING CAPACITORS





NOTE:
 1.FMC HPC LA ,HA and HB bank IO's support maximum of 3.3V.
 2.The Supporting Voltages of FMC HPC(VCCIO_HPC_VADJ) are 1.2V,1.5V,1.8V, 2.5V and 3.3V.







TITLE PolarFire SoC SEV KIT		
SIZE C	DOCUMENT NO. DVP-100-000XXX-001	REV 1.0
DATE: Tuesday, August 24, 2021	SH 7 OF 41	

SGMII CONNECTION




VSC8662 - SGMII Interface



TITLE: PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE: C	DOCUMENT NO.	REV: 1.0
DATE: Thursday, June 02, 2022	SH 8 OF 41	

VSC8662 - PF SOC INTERFACE




LAYOUT NOTE FOR RC CIRCUIT R79 & C197:

The ground connections of the resistor and the capacitor should each be connected to a shared PCB signal trace, rather than being connected individually to common ground plane. This PCB signal trace should then be connected to a ground plane at a single point. In addition, the reference capacitor and resistor should be placed as close as possible to the VSC8662





TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE Tuesday, August 24, 2021	SH 9 OF 41	

VSC8662-Power & Ground





TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 10 OF 41


BANK-6 CONNECTION




SHORT THESE LINES CLOSE TO LPDDR4




BANK-7 CONNECTION




Level Translator - DSI TX Signals




Level Translator - CSI_RX, DSI Signals



50Mhz Clock





Fabric GPIO Header




TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Thursday, June 02, 2022	SH 12 OF 41	

CSI-2 RX Image Sensor Interface




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 13 OF 41

HD DISPLAY CONNECTOR




C935, C936, C937, C1002, C1010 and C1001 must be placed close to respective pin of Connector J26

NEGATIVE VOLTAGE CONVERTER




Backlight LED driver



TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE Tuesday, August 24, 2021	SH 14 OF 41	





USB-UART Interface




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 15 OF 41

SERDES1,2&3 & CLOCK CONNECTION




Transceiver External Reference Clocks




TITLE: PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE: B	DOCUMENT NO.	REV: 1.0
DATE: Thursday, June 02, 2022	SH 16 OF 41	

HDMI2P0 Redriver Interface (RX)



HDMI2P0 Redriver Interface (TX)



NOTE:
 To fulfill minimal 75ps rise/fall time requirement of TMDS clock, 1.5-4.5" TMDS trace length between PI3HDX1204B1ZHE and HDMI connector for source application is recommended.
 If output trace length is short, may be 1" only, common-, mode choke or external inductor can be considered of slowing down the rise/fall time for TMDS clock of PI3HDX1204B1ZHE




PF XCVR-2_TX

{16} XCVR-2_HDMI2P0_TX_D0_P	C668	0.1uF/16V	PI_HDMI2P0_TX_D0_P
{16} XCVR-2_HDMI2P0_TX_D0_N	C669	0.1uF/16V	PI_HDMI2P0_TX_D0_N
{16} XCVR-2_HDMI2P0_TX_D1_P	C670	0.1uF/16V	PI_HDMI2P0_TX_D1_P
{16} XCVR-2_HDMI2P0_TX_D1_N	C671	0.1uF/16V	PI_HDMI2P0_TX_D1_N
{16} XCVR-2_HDMI2P0_TX_D2_P	C672	0.1uF/16V	PI_HDMI2P0_TX_D2_P
{16} XCVR-2_HDMI2P0_TX_D2_N	C673	0.1uF/16V	PI_HDMI2P0_TX_D2_N
{16} XCVR-2_HDMI2P0_TX_D3_P	C674	0.1uF/16V	PI_HDMI2P0_TX_D3_P
{16} XCVR-2_HDMI2P0_TX_D3_N	C675	0.1uF/16V	PI_HDMI2P0_TX_D3_N

I2C Address -1110000



PCIEX16 Connection





10025026-10103TLF
 Part Number = 10025026-10103TLF
 Manufacturer = Amphenol ICC (FCI)
Straddle Mount

TITLE PolarFire_SoC_SEV_KIT		
SIZE Custom	DOCUMENT NO. DVP-100-000XXX-001	REV 1.0
DATE Thursday, June 02, 2022	SH 19 OF 41	



BANK_2 & BANK_4 CONNECTION






FPGA Pin #	BANK	Pin Name	MSS Pin Functionality	GPIO
AA8	4	MSSIO0B4	SD_CLK/EM_CLK/QSPI_SCK/SPI0_SCK	GPIO_0_0
AA9	4	MSSIO1B4	SD_CMD/EM_CMD/MMUART3_RXD/I2C0_SCL	GPIO_0_1
AA7	4	MSSIO2B4	SD_DATA0/EM_DATA0/MMUART3_TXD/I2C0_SDA	GPIO_0_2
Y6	4	MSSIO3B4	SD_DATA1/EM_DATA1/MMUART4_RXD/CAN0_TXBUS	GPIO_0_3
AA10	4	MSSIO4B4	SD_DATA2/EM_DATA2/MMUART4_TXD/CAN0_RXBUS	GPIO_0_4
AA13	4	MSSIO5B4	SD_DATA3/EM_DATA3/MMUART0_RXD/CAN0_TX_EBL_N	GPIO_0_5
Y10	4	MSSIO6B4	SD_CD/EM_STRB/MMUART0_TXD	GPIO_0_6
Y7	4	MSSIO7B4	SD_WP/EM_RSTN/MMUART2_RXD/I2C1_SCL/MDC1	GPIO_0_7
Y14	4	MSSIO8B4	SD_POW/EM_DATA4/QSPI_SS0/MMUART2_TXD/I2C1_SDA/MDIO1	GPIO_0_8
Y13	4	MSSIO9B4	SD_VLT_SEL/EM_DATA5/QSPI_SDI0/MMUART0_RXD/MDC0	GPIO_0_9
Y8	4	MSSIO10B4	SD_VLT_EN/EM_DATA6/QSPI_SDI1/MMUART0_TXD/MDIO0	GPIO_0_10
Y11	4	MSSIO11B4	SD_VLT_CMD_DIR/EM_DATA7/QSPI_SDI2/SPI0_SDO/MMUART1_RXD/CAN1_TXBUS	GPIO_0_11
AA12	4	MSSIO12B4	SD_VLT_DIR_0/QSPI_SDI3/SPI0_SDI/MMUART1_TXD/CAN1_RXBUS	GPIO_0_12
Y12	4	MSSIO13B4	SD_VLT_DIR_1_3/SPI0_SS0/CAN1_TX_EBL_N	GPIO_0_13

FPGA Pin #	BANK	Pin Name	MSS Pin Functionality	GPIO
W6	2	MSSIO14B2	QSPI_SCK/SPI1SCK/USB_CLK	GPIO_1_0
V6	2	MSSIO15B2	SPI1_SDO/USB_DIR/MMUART4_RXD/MDC1	GPIO_1_1
W8	2	MSSIO16B2	SPI1_SDI/USB_NXT/MMUART4_TXD/MDIO1	GPIO_1_2
V8	2	MSSIO17B2	SPI1_SS0/USB_STP/MMUART0_RXD	GPIO_1_3
V4	2	MSSIO18B2	USB_DATA0/MMUART0_TXD	GPIO_1_4
U5	2	MSSIO19B2	USB_DATA1/MMUART1_RXD	GPIO_1_5
W9	2	MSSIO20B2	USB_DATA2/MMUART1_TXD/I2C0_SCL	GPIO_1_6
U7	2	MSSIO21B2	USB_DATA3/MMUART2_RXD/I2C0_SDA/CAN0_TX_EBL_N	GPIO_1_7
U6	2	MSSIO22B2	USB_DATA4/MMUART2_TXD/CAN0_TXBUS	GPIO_1_8
V7	2	MSSIO23B2	SPI0_SS0/USB_DATA5/MMUART3_RXD/CAN0_RXBUS	GPIO_1_9
V9	2	MSSIO24B2	SPI0_SDI0/USB_DATA6/MMUART3_TXD/I2C1_SCL/MDC0	GPIO_1_10
U9	2	MSSIO25B2	SPI0_SDI0/USB_DATA6/MMUART3_TXD/I2C1_SCL/MDC0	GPIO_1_11
V14	2	MSSIO26B2	SD_LED/I2C1_SCL	GPIO_1_12
V13	2	MSSIO27B2	SD_VOLT_0/I2C1_SDA/CAN1_TX_EBL_N	GPIO_1_13
W10	2	MSSIO28B2	SD_VOLT_1/MMUART0_RXD/CAN1_TXBUS/MDC1	GPIO_1_14
W11	2	MSSIO29B2	SD_VOLT_2/MMUART0_TXD/CAN1_RXBUS/MDIO1	GPIO_1_15
W14	2	MSSIO30B2	QSPI_SCK/SPI1_SCK	GPIO_1_16
W13	2	MSSIO31B2	QSPI_SS0/SPI1_SS0/CAN0_TXBUS	GPIO_1_17
U11	2	MSSIO32B2	SD_CLE/QSPI_SD0/SPI1_SDO/CAN0_RXBUS	GPIO_1_18
U12	2	MSSIO33B2	SD_LED/QSPI_SD1/SPI1_SDI/CAN0_TX_EBL_N	GPIO_1_19
V11	2	MSSIO34B2	SD_VOLT_0/QSPI_SD2/CAN1_TXBUS	GPIO_1_20
U10	2	MSSIO35B2	SD_VOLT_1/QSPI_SD3/MMUART0_RXD/I2C0_SCL/CAN1_RXBUS/MDC0	GPIO_1_21
U14	2	MSSIO36B2	SD_VOLT_2/MMUART0_TXD/I2C0_SDA/CAN1_TX_EBL_N/MDIO0	GPIO_1_22
V12	2	MSSIO37B2	QSPI_SCK/SPI0_SCK	GPIO_1_23




TITLE: PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE: B	DOCUMENT NO.	REV: 1.0
DATE: Thursday, June 02, 2022	SH 20 OF 41	

SD INTERFACE



USB-ULPI Interface






26.0 MHz Configuration.
REFCLK[2:0] = 110




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 22 OF 41



VBUS SWITCH




CAN Interface




CAN0_TXBUS	R324	68K/1%
CAN0_RXBUS	R325	68K/1%
CAN1_TXBUS	R326	68K/1%
CAN1_RXBUS	R327	68K/1%

mikroBUS Socket




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 23 OF 41

JTAG/SPI INTERFACE




Open	PROG HEADER
Close	Embedded FP6



Device Reset




External SPI Flash



On board Programming connector




SPI CONNECTOR



TITLE		
PolarFire SoC SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
Custom		1.0
DATE	Thursday, June 02, 2022	SH 24 OF 41







DDR3 MEMORY -BANK0 FP6



TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021	SH 25 OF 41	

FP6 Bank1-7 Connection

Programming connector for SF2




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
C		1.0
DATE:	Tuesday, August 24, 2021	SH 28 OF 41



FP6 - USB Interface


Schematic shows 26.0 MHz Configuration.
REFCLK[2:0] = 110



TITLE		
PolarFire_SoC_SEV_KIT		
SIZE	DOCUMENT NO.	REV
Custom		1.0
DATE:	Tuesday, August 24, 2021	SH 27 OF 41





FP6 - Power & Decoupling









TITLE PolarFire_SoC_SEV_KIT		
SIZE B	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021	SH 28 OF 41	

USB TO UART,I2C INTERFACE

USB ACTIVE IN RUSH LIMITER





Part Number = MICROSMD050F-2
MANUFACTURER = Littelfuse Inc.




TITLE		
PolarFire_SoC_SEV_KIT		
SIZE	DOCUMENT NO. DVP-100-000XXX-001	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 29 OF 41


Current Measurement




I2C Address - 0010_000(R/W)



I2C Address - 0010_001(R/W)



I2C Address - 0010_010(R/W)




I2C Address - 0010_011(R/W)




TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021	SH 30 OF 41	

POWER CONNECTION




VDDAUX1



6A Capable header

BANK Voltage	Aux Voltage	J30
VDDI1	VDDAUX1	
<=2.5V	2.5V	2&3
3.3V	3.3V	1&2


VDDAUX9



6A Capable header

BANK Voltage	Aux Voltage	J33
VDDI9	VDDAUX9	
<=2.5V	2.5V	2&3
3.3V	3.3V	1&2




VDDI4



6A Capable header


Mode	Data Rate	I/O Voltage	Frequency	VDDI4	VDDAUX4	J35	J36
Legacy MMC	Single	3.3/1.8V	0-26MHz	3.3V	3.3V	1&2	1&2
High Speed DDR	Single	3.3/1.8V	0-52MHz	3.3V	3.3V	1&2	1&2
High Speed DDR	Dual	3.3/1.8V	0-52MHz	3.3V	3.3V	1&2	1&2
HS200	Single	1.8V	0-200MHz	1.8V	2.5V	2&3	2&3
HS400	Dual	1.8V	0-200MHz	1.8V	2.5V	2&3	2&3

VDDAUX4




TITLE		PolarFire_SoC_SEV_KIT	
SIZE		DOCUMENT NO.	REV
Custom			1.0
DATE	Thursday, June 02, 2022	SH	31 OF 41

GROUND & NC CONNECTION




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Thursday, June 02, 2022	SH 32 OF 41

Power Scheme for G5 SOC SEV Kit



TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE: Tuesday, August 24, 2021		SH 33 OF 41

DECOUPLING CAPACITORS




0402 Capacitors placed outside BGA




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
Custom		1.0
DATE:	Tuesday, August 24, 2021	SH 34 OF 41

12V DC SUPPLY




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
A		1.0
DATE:	Tuesday, August 24, 2021	SH 35 OF 41

POWER-5P0V




POWER-3P3V




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
Custom		1.0
DATE:	Tuesday, August 24, 2021	SH 36 OF 41

VDD : 1.0/1.05V




TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021		SH 37 OF 41

POWER-Bank0,8 - 1.2V



POWER-Bank7 - 2.5V




TITLE		
PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE	DOCUMENT NO.	REV
B		1.0
DATE:	Tuesday, August 24, 2021	SH 38 OF 41

POWER-Bank1 - 1.2/1.5/1.8/2.5V/3.3V

Voltage	IOs functionality
1.2V	DSI MIPI Tx
3.3V	UART, PCIE, GbE, MikroBus, WIFI BT

VDDI1 and VDDI9 must be of same voltage when using the FMC card




HDR/2X5/50MIL
Default=9&10
GRPB052VWVN-RC

1 & 2 = 1.2V
3 & 4 = 1.5V
5 & 6 = 1.8V
7 & 8 = 2.5V
9 & 10 = 3.3V

$V_{out} = 0.8 * (1 + R1/R2)$

POWER-Bank9 - 1.2/1.5/1.8/2.5V/3.3V




$V_{out} = 0.8 * (1 + R1/R2)$


TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE Tuesday, August 24, 2021	SH 39 OF 41	




POWER- 1.8V





POWER: 1P1V_LPDDR4(1.1V)@3A



POWER-VDDA (1.05V)




POWER-VDD25, VDDA25, VDD_XCVR_CLK (2.5V)




TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021	SH 40 OF 41	



POWER:1P5V_DDR3 (1.5V)@3A



Power Indication LED



VTT & VREF Rails



TITLE PolarFire_SoC_SEV_KIT		
Microsemi		
SIZE Custom	DOCUMENT NO.	REV 1.0
DATE: Tuesday, August 24, 2021	SH 41 OF 41	