The D, E, and F signal groups may each be either:
- 32 LVDS/ECL Input Signals
- 32 LVDS Output Signals
- 32 ECL Output Signals
- 8 NIM LEMO Select I/O Signals

The VME bus may be used to load a logic configuration into the User FPGA and it provides a 16 bit wide read/write path to the users logic.