



Note that the positive edges of BX\_X8\_Clock selected by First\_X8\_Edge\_Enb are also selected by X4\_Clk\_Enb.

The is for the Data Path T7 design.  
Clock Receiver and Distributor

The X4\_Clk\_End selects every other edge of the BX\_X8\_Clock. X4\_Clk\_End is a clock enable type signal.

The CB4RE has Synchronous Reset to zero.

The First-X8-Edge-End signal is a clock enable type signal.

Changed by:	Date Changed:	Time Changed:	QA CHK:	REV	Drawing Number:	Page:
Effendi	Thursday 28-Apr-2005	12:00:00				1

Engineer:	MICHIGAN STATE UNIVERSITY		
Librarian	D0 Run II Upgrade		
Drawn By:	Run IIB L1 Calorimeter Trigger		
Librarian	TITLE:		
R&D CHK:	clock_rec-dist		
DOC CTRL CHK:	ADF-2 Clock Receiver		
MFG ENGR CHK:	and Distributor for the T7		
QA CHK:	REV:	Drawing Number:	Page: