



The "Double Buffer" status registers are used to read the ADC output values "on the fly".

Block these registers from updating when a VME read cycle is underway.

Allow changes in the state of the Doub-Buf-UD-Enb signal only at the time of the update clock active edge.

I.E., all update clocks are either used by all Double Buffer registers or else the are completely ignored.

Changed by:	Date Changed:	Time Changed:	10A CHK:	REV:	Drawing Number:	Page:
Edwards	Fr-iday 29-Apr-2005	12:00:00				1

Engineer:	MICHIGAN STATE UNIVERSITY
Librarian:	D0 Run II Upgrade
Drawn By:	Run IIB L1 Calorimeter Trigger
Librarian:	
R&D CHK:	TITLE:
DOC CTRL CHK:	double-buf-update-enable
MFG ENGR CHK:	Double Buffer Update Enable
	Control used in the T7 design.

Size: 414A
c