


Reverse the order of the Loaded data so that the LSB comes out first.



Shifter for one lane of Channel Link output

The SR8RLE is a Left Shift component, i.e. 07 shifts out first and then 06, 05, ...

For ADF to TAB we need the LSB to shift out first. This is accomplished by loading the parallel data into the SR8RLE in backwards order.

In the SR8RLE the LOAD operation overrides the SHIFT operation. Clock Enable is not required for the LOAD operation.

All operations are synchronous and there is an operation on every cycle of the BX_X8_Clock.

16 Shifter for One Lane

Changed by: Edwards

Date Changed: Thursday 28-Jan-2005

Time Changed: 12:40:00

Engineer:	LIBERIAN
Drawn by:	LIBERIAN
R&D CHK:	
DOC CTRL CHK:	
MFG ENGR CHK:	
REV:	
MICHIGAN STATE UNIVERSITY	
D0 Run II Upgrade	
L1 Calorimeter Trigger	
TITLE:	
shifter for one lane	
One Lane of Channel Link Output	
D.P., FPGA Design 16	
Drawing Number:	
Page:	1

Size: 414x414