



Direction Control
 Hi --> TTL Input ECL Output
 Low --> ECL Input TTL Output

Output Control
 Hi --> Enable
 Low --> Disable

Engineer: Edmunds	MICHIGAN STATE UNIVERSITY		
Drawn by: Edmunds	00 Run II Upgrade Level 1/Level 2 Trigger Frameworks		
R&D CHK:	TITLE:	Size	0
DOC CTRL CHK:	P5 Global IO Output Buffer	4144	
MFG ENGR CHK:	Fast IR Camera BSF FPGA		
Changed by: Edmunds	Date Changed: Saturday, November 22, 1997	Time Changed: 8:14:28 am	QA CHK:
		REV	Drawing Number:
			Page: 1