

1

2

3

4

A

A

B


B

C

C

D

D



Engineer: Edmunds	MICHIGAN STATE UNIVERSITY		
Drawn by: Edmunds	00 Run II Upgrade Level 1/Level 2 Trigger Frameworks		
R&D CHK:	TITLE:	Size	
DOC CTRL CHK:	HQ Timing Signal Output Buffer		
MFG ENGR CHK:	Fast IR Camera BSF FPGA		
QA CHK:	REV	Drawing Number:	Page:

Changed by: Edmunds	Date Changed: Wednesday, November 19, 1997	Time Changed: 8:13:14 am
------------------------	---	-----------------------------

1

2

3

4