



Engineer:	MSU HEP	MICHIGAN STATE UNIVERSITY DO Run II Upgrade Level 1/Level 2 Trigger Frameworks	Size c 41 * 4
Drawn by:	MSU HEP		
R&D CHK:			
DOC CTRL CHK:			
MFG ENGR CHK:		TITLE:	Fast IR Camera BSF FPGA Top-Level Block Diagram
QA CHK:		REV:	--
Changed by:	Date Changed:	Time Changed:	Page:
Echmonds	Monday, November 24, 1997	10:12:26 pm	1