

1

2

3

4

A

A

B


B

C

C

D

D



Engineer: Edmunds	MICHIGAN STATE UNIVERSITY					
Drawn by: Edmunds	00 Run II Upgrade Level 1/Level 2 Trigger Frameworks					
R&D CHK:	TITLE:	Size				
DOC CTRL CHK:	P4 16 Bit Output Buffer	c				
MFG ENGR CHK:	FIRC MSA #4 FPGA	411A				
Changed by: Edmunds	Date Changed: Saturday, November 29, 1997	Time Changed: 3:43:33 pm	QA CHK:	REV	Drawing Number:	Page: 1

1

2

3

4