



# HUB: Combined\_TTC/DATA status

#### Dan Edmunds, Yuri Ermoline, Brian Ferguson, Wade Fisher, Phillippe Laurens, Pawel Plucinski

L1Calo Meeting, 7 December 2017





### Combined\_TTC/DATA overview

- HUB is obliged to distribute TTC information throughout the shelf. Combined\_TTC/DATA bits are defined to provide TTC information as well as initialization functions (Aurora). The TTC information is sourced from a dedicated TTC interface on the HUB module.
- Feature to transmit the Reset signal (Aurora Initialization) from the Readout\_CTRL link and distribute it to the appropriate shelf slot.
- Several links Combined\_TTC links within the shelf; each FEX slot (3-14) and each HUB; one between each HUB and ROD; links between two HUBs.
- Combined\_TTC/DATA links on the HUB FPGA will be implemented with use of several components, including the MGT transceivers (GTH and GTY), control and diagnostic logic.
- Implementation assumes 4 Control Registers on the HUB TX side and the Shadow Register on the RX side. Transmitter side generates the 128 bit word from 4 Control Registers:
  - Transmitter side logic is in charge to write control information into these Control Registers
  - Contents of these registers are transmitted to the modules which receives the data into a duplicate set of 4 Shadow Registers.
  - Anything written into a Control Register at the transmitter side will appear in the Shadow Register at the receiving side (within the following LHC clock).





## Combined\_TTC/DATA overview

#### Ed's diagram



Full spec at: Specification for Readout Control & Combined TTC Serial links in L1Calo



There are Control Registers on the TX side and Shadow Register on the RX side.



Figure 1: Control and Shadow Registers

### Full spec at: Specification for Readout Control & Combined TTC Serial links in L1Calo





### Combined\_TTC/DATA overview

#### Combined\_TTC/DATA bit definitions:

word 0		word 1		word 2		E brow	
<u>hit</u>	0XBC= K28.5	bit.		hit		hit	
0	0	0	L1ID	0	control channel	0	Link reset0
1	0	1	L1ID	1	control channel	1	Link reset1
2	1	2	L1ID	2	control channel	2	Link reset2
3	1	3	L1ID	3	control channel	3	Link_reset 3
4	1	4	L1ID	4	control channel	4	ROD Busy
5	1	5	L1ID	5	control channel	5	Link Enable
6	0	6	L1ID	6	control channel	6	0 (ROD reserved)
7	1	7	L1ID	7	control channel	7	0 (ROD reserved)
8	version[0]	8	L1ID	8	control channel	8	0 (ROD reserved)
9	version[1]	9	L1ID	9	control channel	9	0 (ROD reserved)
10	version[2]	10	L1ID	10	control channel	10	0 (ROD reserved)
11	version[3]	11	L1ID	11	control channel	11	0 (ROD reserved)
12	reset	12	L1ID	12	control channel	12	0 (ROD reserved)
13	reset	13	L1ID	13	control channel	13	0 (ROD reserved)
14	reset	14	L1ID	14	control channel	14	0 (ROD reserved)
15	reset	15	L1ID	15	control channel	15	0 (ROD reserved)
16	L1A	16	L1ID	16	control channel	16	0 (ROD reserved)
17	BCR	17	L1ID	17	control channel	17	0 (ROD reserved)
18	ECR	18	L1ID	18	control channel	18	0 (ROD reserved)
19	0 (TT C re served)	19	L1ID	19	control channel	19	0 (ROD reserved)
20	0 (TT C re served)	20	L1ID	20	control channel	20	shelf #
21	0 (TT C re served)	21	L1ID	21	control channel	21	shelf #
22	0 (TT C re served)	22	L1ID	22	control channel	22	shelf#
23	0 (TT C re served)	23	L1ID	23	control channel	23	CRC (9-bit)
24	0 (TT C re served)	24	reserved	24	control channel	24	CRC (9-bit)
25	0 (TT C re served)	25	reserved	25	control channel	25	CRC (9-bit)
26	0 (TT C re served)	26	reserved	26	control channel	26	CRC (9-bit)
27	0 (TT C re served)	27	reserved	27	control channel	27	CRC (9-bit)
28	0 (TT C re served)	28	reserved	28	control channel	28	CRC (9-bit)
29	0 (TT C re served)	29	reserved	29	control channel	29	CRC (9-bit)
30	0 (TT C re served)	30	reserved	30	control channel	30	CRC (9-bit)
31	0 (TT C re served)		received	31	control channel	31	CPC (9, bit)

Full spec at: Specification for Readout Control & Combined TTC Serial links in L1Calo







### Combined\_TTC/DATA and Readout\_CTRL FW development scheme





- FW development comprises several stages
- Readout\_CTRL link from the ROD (done)
- Combined\_TTC/DATA link to the ROD (tests in progress)
- Static patterns will be replaced by real TTC component
- Next modules (receivers) will be added gradually





8

# Readout\_CTRL link (ROD & HUB)

### Probing the aligned data from the GT



Physical implementation of the Readout\_CTRL link is similar to the Combined\_TTC links. There are Control Registers on the TX side and Shadow Register on the RX side.



#### HARDWARE MANAGER - localhost/xilinx\_tcf/Xilinx/000016c47de501

Tcl Console	Messages Serial I/O	Links × S	erial I/O Scar	IS											
Q. ₹. ♦	+														
Name	TY	PY	Status	Pite	Errors	DED	DEDT Doc	ot TV Pa	ttern	BV Patter					
	ad Links (0)	RA	Status	DILS	Entrois	DEN	DENT Nes	et inre	ittern	na ratten					
a link o									7 1.4						
V 🔋 LINK Grou	p 0 (16)						Reset	PRBS	/-DIT ✓	PRBS 7-DIT	· •				
🗞 Link 0	MGT_X0Y0/TX	MGT_X0Y0/RX	No Link	1.74E13	1.033	5.938E-1	Reset	PRBS	7-bit ∨	PRBS 7-bit	- <b>v</b>				
% Link 1	MGT_X0Y1/TX	MGT_X0Y1/RX	6.413 Gbps	1.157E13	0E0	8.641E-14	Reset	PRBS	7-bit 🗸	PRBS 7-bit	~				
🗞 Link 2	MGT_X0Y2/TX	MGT_X0Y2/RX	Link	1 74E13	1 033	5 938E-1	Posot	PRRS	7-hit 🐱	PRRS 7-hit					
a Link 3	MGT X0Y3/TX	MGT X0Y3/RX	No Lir HARDW	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210299A57644											
			Tcl Co	nsole Mess	ages Seria	al I/O Links	Serial I/O	Scans							
						8									
			Q.	T											
			Name		(0)		TX	RX	Status	Bits	Errors	BER	BERT Reset	TX Pattern	
				ingrouped Links	(U)	m This Rod (1)							Deast	-	
				Link 0	introi Data iroi			MGT YOV2/PV	6.413 Ghns	1 537E13	050	6 506E-14	Reset		
			✓ ♣ H	UB: MiniPods (4	)			MOT_X013/100	0.415 0005	1.557215	OLU	0.0002 14	Reset		
	/		9	Link 1				MGT X0Y0/RX	6.413 Gbps	1.536E13	0E0	6.508E-14	Reset	i	
	/		9	Link 2				MGT_X0Y1/RX	6.417 Gbps	1.536E13	0E0	6.508E-14	Reset	ī	
			9	Link 3				MGT_X0Y2/RX	6.413 Gbps	1.536E13	0E0	6.508E-14	Reset	Ī	
	L		9	Link 4				MGT_X0Y0/RX	6.413 Gbps	1.536E13	0E0	6.508E-14	Reset	<u> </u>	
			~ % H	IUB: Other_Hub_	RO (2)								Reset	PRBS 7-bit 🗸	
			9	Link 74			MGT_X0Y38/TX	MGT_X0Y38/R	6.413 Gbps	1.536E13	0E0	6.509E-14	Reset	PRBS 7-bit 🗸	1
			9	% Link 76			MGT_X0Y39/TX	MGT_X0Y39/R	6.415 Gbps	1.536E13	0E0	6.509E-14	Reset	PRBS 7-bit 🗸	*
	\	$\backslash$	~ % H	IUB: Combined D	ata from Othe)	er HUB (1)							Reset		
A 11 11 . I		$\backslash$	4	Link 2	EV 4 (c)			MGT_X0Y1/RX	6.417 Gbps	1.537E13	0E0	6.505E-14	Reset		
	(s are OK!		9 F	Link 0	EA_4 (0)			MGT YOV2/PV	6 413 Ghns	1 537513	350	1 9525-13	Reset		
	+ + + - d\		9	Link 1				MGT_X0V3/RX	6.413 Gbps	1.537E13	3E0	1.952E-13	Reset		
(all slot tested)			9	% Link 2				MGT X0Y14/R	6.413 Gbps	1.537E13	3E0	1.952E-13	Reset		
-	-	$\backslash$	9	Link 3				MGT_X0Y15/R	6.413 Gbps	1.537E13	3E0	1.952E-13	Reset	ī	
			9	Link 4				MGT_X0Y16/R	6.419 Gbps	1.537E13	3E0	1.952E-13	Reset	Ē	
			9	Link 5				MGT_X0Y17/R	6.415 Gbps	1.537E13	3E0	1.952E-13	Reset		
			~ % R	✓ ♣ ROD: Data from FEX_4 and 2 Links from H									Reset	Multiple	
			9	% Link 99_0			MGT_X0Y9/TX	MGT_X1Y10/R	6.400 Gbps	1.193E13	3E0	2.516E-13	Reset	PRBS 7-bit 🗸	٢
				% Link 100_0			MGT_X0Y9/TX	MGT_X1Y11/R	6.400 Gbps	1.193E13	3E0	2.516E-13	Reset	PRBS 7-bit	*
			9	Link 101_0			MGT_X0Y10/T	MGT_X1Y12/R	6.400 Gbps	1.193E13	3E0	2.516E-13	Reset	PRBS 7-bit V	/
			-	Link 102_0			MGT_X0Y10/D	MGT_X1Y13/R	6 400 Gbps	1.193613	3E0	2.5165-13	Reset		-
Note: Errors injected intentially			4	% Link 103			MGT_X0V11/D	(MGT X1V15/R)	6.400 Gbps	1.193E13	3E0	2.516E-13	Reset	PBBS 7-bit	
			9	Link 101				MGT X0Y37/R	6.400 Gbps	1.193E13	0E0	8.385E-14	Reset		+
			q	Link 102			MGT_X0Y0/TX	MGT_X0Y36/R	6.400 Gbps	1.193E13	0E0	8.385E-14	Reset	PRBS 7-bit 🗸	

TF



# Summary



- ROD  $\rightarrow$  HUB: Readout Control link implemented&tested
- Combined TTC/Data link to the ROD implemented (tests ongoing)
- TTC test pattern will be replaced by real TTC data
- Next receiver  $\rightarrow$  eFEX slot 3
- Adding more receivers  $\rightarrow$  will be done gradually
- FW development scheme needs to be discussed