

25	Contents	
26	1 Introduction	3
27	2 HAWC Observatory	5
28	3 Data Acquisition System (DAQ)	6
29	4 The GPS Timing System.	8
30	4.1 Hardware implementation.	8
31	4.2 Firmware Implementation.	14
32	4.3 The Time-stamp Encoding Algorithm.	15
33	4.4 Time-stamp Decoding	16
34	4.4.1 TDC Time-stamp	16
35	4.4.2 NTP Time-stamp	18
36	4.4.3 Trigger Derived Time-stamp	18
37	5 Control System	20
38	5.1 Hardware implementation.	20
39	5.2 Firmware implementation.	23
40	6 Additional Capabilities	25
41	7 Discussion	27
42	8 Summary	32
43	9 Acknowledgment	34

44 1. Introduction

45 The GPS Timing and Control (GTC) system is one of the major subsys-
46 tems in the High Altitude Water Cerenkov (HAWC) gamma-ray observatory
47 (1; 2). HAWC is a very high energy (VHE) gamma-ray observatory located on
48 the flank of the volcano Sierra Negra in Mexico at latitude $18^{\circ}59'48''$ North,
49 longitude $97^{\circ}18'34''$ West, and altitude 4100 m. **HAWC is designed as an**
50 **all-sky gamma-ray survey instrument, with a low dead-time (dead-**
51 **timeless than 1%) and high field of view (solid angle coverage of 2**
52 **steradians). A brief description of the HAWC observatory is given**
53 **in Section 2. As a survey instrument it has a higher chance of**
54 **detecting gamma-ray transient events, such as gamma-ray bursts**
55 **and active galactic nuclei flares. These transients could be as short**
56 **as few milliseconds. One measurement that characterizes these**
57 **transients is their light curve, a flux vs. time graph. Therefore,**
58 **it is important to timestamp each detected gamma-rays with an**
59 **accuracy better than a millisecond. For an example, the X-ray**
60 **telescope (XRT) on board Swift is a dedicated instrument for ob-**
61 **serving the X-ray emission from Gamma-ray burst afterglows. It**
62 **has an absolute timing accuracy of 200 μ s for their Low Rate Pho-**
63 **todiode and 300 μ s for the Windowed Timing mode (7). In the**
64 **HAWC, the Timing part of the GTC system provides a timestamp**
65 **for each recorded event with an accuracy better than 1 μ s. De-**
66 **sign and implementation of the clock part of the GTC system is**
67 **extensively discussed in Section 4.**

68 As a survey instrument, it is important for HAWC to maintain a

69 low dead-time. Otherwise there will be a higher chance of missing
70 a transient event, such as gamma-ray bursts. In order to maintain
71 a low dead-time, the HAWC main data acquisition system (DAQ)
72 was designed as a distributed DAQ, with 10 Caen VX1190A Time
73 to Digital Converters (TDCs) and 10 GE XVB602 Intel Corei7 Sin-
74 gle Board Computers (SBCs) to read out TDCs. Each TDC-SBC
75 pair reads raw data coming from about one tenth of the HAWC de-
76 tector. Raw data is then transferred into the online reconstruction
77 farm, where the fragments belong to a single event are combined
78 into a single piece. With this design, SBCs do not have to spend
79 time on data processing; instead they perform continuous readouts,
80 lowering the dead-time. However, combining event fragments that
81 belong to one event requires the same unique identification number
82 on each fragment that belongs to a single event. The control part
83 of the GTC system, is designed to synchronize 10 TDCs. The syn-
84 chronous operation of the TDCs grants the same unique event
85 ID across all TDCs for a given event. Design of the control part
86 of the GTC system is extensively discussed in Section 5. A brief
87 introduction to the GTC DAQ is given in Section 3; detailed design
88 will be discussed in elsewhere. The performance, and limitations
89 of the GTC system is discussed in Section 7.

90

91 **2. HAWC Observatory**

92 The HAWC detector consist of 300 steel water tanks of 7.3 m in diameter
93 and 4.5 m in height instrumented with 4 PMTs in each tank. Each of these
94 tanks contain a light-tight bladder filled with purified water and 4 PMTs
95 pointed upwards are placed near the bottom of the bladder. Construction of
96 HAWC is scheduled in stages; continuous operation of the first phase with 30
97 tanks (HAWC 30) with a fully functional GTC system started in November
98 2012, and the final phase with 300 tanks is completed in March, 2015.

99 The HAWC detector is designed to observe cosmic gamma rays by detect-
100 ing the component of Extensive Air Showers (EAS) which reaches ground
101 level. EAS are generated from the interactions between the earth's atmo-
102 sphere and cosmic gamma rays. When the relativistic charged particles in
103 an EAS move through the water tanks, they create Cerenkov light that can
104 be detected by the PMTs. The main DAQ measures the arrival time and
105 Time Over Threshold (TOT) of the PMT pulses, with an accuracy of 100
106 ps, using Caen VX1190A Time to Digital Converters (TDCs) ¹. This infor-
107 mation is used to determine the species of the primary particle initiating the
108 EAS (gamma ray or proton), its energy, and the celestial coordinates of the
109 primary particle.

110

¹<http://www.caen.it>

111 3. Data Acquisition System (DAQ)

112 Caen VX1190A TDCs are designed to record TOT measurements within
113 a given time window, around a trigger signal. Each of these TDCs is equipped
114 with 128 data channels and an output buffer to store data until read out.
115 **The output buffer is read using a GE XVB602 Intel Corei7 SBC.**
116 **The readout software is optimized to read the TDC output buffers**
117 **without dead-time.** The controls of the TDCs are done using three signals
118 of the TDC control bus: TRG, CLR, and CRST. **These signals come from**
119 **the GTC system.**

120

121 The TRG signal is the trigger signal input to the TDC. In HAWC, the
122 trigger signal is a periodic signal that is provided by the GTC system. In a
123 typical data run the periodic trigger frequency is 40 kHz (period = 25 μ s)
124 and the TDCs record the data in a 25.2 μ s window around each trigger. In
125 this paper, the data saved in a given time window is called an “event”. **A**
126 **periodic trigger and 0.2 μ s overlap between adjacent events allows**
127 **the DAQ software to read a continuous stream of events.** The anal-
128 ysis software searches these events streams for individual EAS arrivals.

129

130 CLR is the clear command, which clears the data in the output buffer,
131 resets the event counter, bunch counter², and performs a TDC global reset.
132 CRST is the reset command, which resets the extended trigger time tag and

²Bunch counter is a 12 bit counter that counts number of 40 MHz clock cycles from the last bunch counter reset.

133 bunch counter.

134

135 **HAWC has 300 tanks and each tank is equipped with 4 PMTs.**
136 **Therefore, HAWC needs 1200 data channels, which is 9 full TDCs**
137 **and 48 data channels from a 10th TDC.** The 10th TDC also record 32
138 signals coming from the GPS Timing System. These signals are similar to the
139 TOT signals but they are encoded with the current GPS time, which is the
140 timestamp of that event. Figure 1 shows a simplified timing diagram of the
141 PMT signals and the timestamp signals. In this timing diagram, Channels
142 1 through 128 of TDC 1 through (N-1) record PMT signals and Channels 1
143 through 32 of the Nth TDC record timestamps.

144

145 While TDC buffers are filling with data, a GE XVB602 Intel Core i7 based
146 VME Single Board Computer (SBC) reads each TDC and delivers the data
147 to the online reconstruction farm. However, SBCs cannot perform the read
148 out process at exactly the same rate for every TDC. Therefore, the online
149 reconstruction farm receives different fragments of a single event at differ-
150 ent times. The HAWC online reconstruction software identifies the event
151 fragments belonging to a given trigger using the event identification number
152 (Event ID), which is a 12 bit number in the event header. The Event ID
153 becomes zero after a TDC power cycle and then increases by one for each
154 trigger. The GTC system also can reset the Event ID to zero by sending a
155 CLR signal through the TDC control bus.

156

157 After identifying the event fragments of a single event, the online recon-

158 construction process combines the fragments into a single event and decodes
159 the timestamp. This event build is possible only if all the TDCs are working
160 synchronously and maintain a unique Event ID for a given trigger. The main
161 objective of the Control System is to keep the TDCs in sync. The synchro-
162 nization between TDCs is achieved by distributing a global clock signal to
163 all the TDCs, and clearing and resetting all the TDCs simultaneously at the
164 beginning of each run.

165 **4. The GPS Timing System.**

166 **As its name suggests, the GTC system has two subsystems: the**
167 **GPS Timing system and the Control system. The design of the**
168 **GPS Timing system is discussed in this section, and the design**
169 **of the Control system is discussed in Section 5.** The GPS Timing
170 System provides two services to HAWC: 1) produce a periodic timestamp
171 and 2) derive a low jitter 40 MHz signal to use as the global clock signal for
172 HAWC.

173 *4.1. Hardware implementation.*

174 As shown in Figure 2, the GPS Timing System is made from two compo-
175 nents: a custom board called the Clock type HClock Card and a NAVSYNC
176 CW46S GPS receiver. Figure 3 shows a photograph of a fully assembled
177 HClock card ³. It is a 2 slots wide 6U VME-64X module that is equipped
178 with a Phase Lock Loop (PLL), ten 17-pair (34 pins) LVDS General Pur-
179 pose Input Output (GPIO) ports, a 16 pin connector to the GPS receiver, a

³Note that a Clock type HClock Card is a version of the HClock card.

180 A24D16 VME interface and a Virtex II FPGA.

181

182 Each of these GPIO ports has 16 LVDS GPIO signals to/from the FPGA
183 and the 17th pair carries a 40 MHz clock signal, which is also an LVDS sig-
184 nal. The direction of the GPIO ports is switchable by changing the IO driver
185 chips. Clock type HClock cards are made with two input ports and eight
186 output ports.

187

188 The FPGA is mounted in a mezzanine card (labeled as Mez-456 in the
189 picture). Since the performance and the resources of the Virtex II family
190 FPGAs are adequate for the requirements of HAWC, and Michigan State
191 University has a large stock, a Virtex II xc2v1000-4fg456 FPGAs was used.
192 However, if a future upgrade needs to change the FPGA, it can easily be
193 done by simply designing a new mezzanine card.

194

195 The GPS receiver is used to obtain the GPS time and a 10 MHz sine wave
196 signal. The internal PLL of the Clock type HClock Card uses this 10 MHz
197 sine wave signal to derive a low jitter 40 MHz digital clock signal and makes
198 several exact copies that are delivered to the Control type HClock Card, to
199 the FPGA and to the 17th signal pair of all the GPIO connectors. This 40
200 MHz signal is used as the global clock signal of HAWC. Other than this
201 sine wave, the GPS receiver transmits an one pulse per second (1PPS) pulse
202 stream and a set of data strings via the RS232 protocol. The rising edges of
203 these 1PPS pulses mark the beginning of each second. The firmware running
204 inside the FPGA uses this 1PPS signal and the data strings to replicate the

205 current GPS time.

206




Figure 1: A simplified timing diagram of the PMT signals and the timestamp signals are shown. Channels 1 through 128 of TDCs 1 through (N-1) record the PMT signals, and Channels 1 through 32 of the Nth TDC record timestamps. In the Nth TDC, Channel 1 through 32 are connected with the 32 channels coming from the GTC system. In the above figure “GTC CH” is an acronym for GTC Channel. Two timestamps per each trigger window are guaranteed, when the Clock System is configured to send a timestamp in every $10 \mu\text{s}$.




Figure 2: A block diagram of the Clock System is shown. The NAVSYNC CW46 GPS receiver and the Clock Card are the two main components of the Clock system. The GPS receiver is used to obtain the GPS time and a 10 MHz signal. The Clock Card produces a 40 MHz global clock signal and timestamps for the TDC. The communication between the Clock Card and the control computer is done through a VME A24D16 interface.



Figure 3: A photograph of the front view and the side view of a fully assembled HClock card is shown. The version of the HClock card that is used in the Clock System has 2 general purpose input ports and 8 general purpose output ports. The version of the HClock card used in the Control System has 4 general purpose input ports and 6 general purpose output ports.

207 *4.2. Firmware Implementation.*

208 A simplified functional block diagram of the Clock firmware is shown in
209 Figure 4. This is a sequential logic design with several state machines imple-
210 mented using VHDL.

211

212 The GPS receiver installed at the HAWC site is configured to send three
213 data strings followed by a 1PPS pulse. These three strings (POLYT, GPGSA,
214 and POLYP) are standard NMEA 0183 strings, which carry the current GPS
215 time, GPS receiver operating mode, number of visible satellites, and Dilution
216 Of Precision (DOP) values. The first module of the firmware reads these
217 serial strings and extracts the current GPS time and the health information
218 such as the GPS fix status⁴ and dilution of precision. Then the GPS time and
219 health information goes to the internal clock module, which is a continuously
220 running 8 digit binary coded decimal (BCD) clock that uses the 40 MHz clock
221 signal as the reference frequency. In this 8 digit clock the least significant digit
222 is microseconds and the most significant digit is tens of seconds. This clock
223 module also receives the 1PPS signal, which is used to identify the beginning
224 of each second. At the beginning of each second, the Internal Clock module
225 compares its clock time with the GPS clock time, and overwrites the internal
226 clock if the times do not match and the GPS receiver is in good health. This
227 allows the Timing System to have an internal clock that runs synchronously

⁴GPS Fix is an integer between 1 and 3. If the GPS receiver is not getting enough GPS signals and it is unable to fix, GPS Fix is 1. If the GPS receiver is able to obtain a 2D or 3D fix this GPS Fix becomes 2 or 3 respectively. Refer to CW25 GPS Receiver User Manual for more information, see http://www.navsync.com/GPS_integrated.html.

228 with the GPS clock. The final stage of the firmware is to make a TDC
 229 readable timestamp in every $\Delta T \mu s$ interval, where $\Delta T \mu s$ can be configured
 230 to 10 μs or 20 μs . Other than these major modules, the Clock Firmware has
 231 a VME module that handles an A24D16 VME interface and several FIFOs
 232 that are filled with GPS health monitoring information.




Figure 4: A simplified functional block diagram of the Clock firmware is shown. This firmware maintains an internal clock synchronized with the GPS time and produces TDC readable timestamps. The communication between this module and the control computer is done by an A24D16 VME interface.

233 4.3. The timestamp Encoding Algorithm.

234 The first 28 bits of the GTC timestamp are a 7 digit BCD value that
 235 carries the time in the format: 10s of s, 1s of s, 100s of milliseconds, 10s of
 236 milliseconds, 1s of milliseconds, 100s of microseconds and 10s of microseconds
 237 (ss:mmm:uu). **The remaining 4 bits are used to encode four errors**
 238 **that could be occurred in the process of acquiring and encoding the**
 239 **timestamp: internal clock did not match the current GPS clock**
 240 **(error 1), GTC system lost communication with the GPS receiver**

241 **(error 2), not enough satellites to obtain a GPS Fix (error 3), and**
242 **NMEA string coming from the GPS receiver has errors (error 4).**
243 The encoding of this timestamp to a TDC readable format is done using a
244 simple algorithm. Each bit is denoted by a pulse; if a pulse is 1 μs wide it
245 denotes a logic zero bit, if a pulse is 2 μs wide it denotes a logic one bit. As
246 an example, the timing diagram shown in Figure 5 is the encoding for the
247 time 12.34567 seconds with no errors. An encoding scheme of this type with
248 pulses must be used because the TDCs are only sensitive to edges but not to
249 logic levels. That is one cannot just send the 28 raw binary bits with logic
250 levels to the TDCs, because most of the time, most of the lines will not make
251 a logic transition during a trigger window (25.2 μs).

252 4.4. *timestamp Decoding*

253 Every HAWC event has a timestamp associated with it. This times-
254 tamp is constructed by combining three components: TDC timestamp, NTP
255 timestamp, and trigger derived timestamp.

256 4.4.1. *TDC timestamp*

257 TDC timestamp is the encoded timestamp that comes from the GTC
258 system. These timestamps are sent to a TDC when the microseconds digit of
259 the absolute clock time is 0, for example when the absolute time is `**.****00`
260 `sec`, `**.****10 sec`, `**.****20 sec`, etc. The TDC that records this encoded
261 timestamp is also read out in the same way as the other TDCs, and the
262 timestamp becomes a part of the main data stream.




Figure 5: Encoding of the timestamp 12.34567 seconds with no errors is shown. Each digit is encoded into a 4 bit binary number, and each binary number is encoded into a pulse. A $1 \mu\text{s}$ wide pulse is used to indicate logic 0, and a $2\mu\text{s}$ wide pulse is used to indicate logic 1.

263 *4.4.2. NTP timestamp*

264 The TDC timestamp (ss:mmm:uu) rolls over every minute. Hence, the
265 low-resolution timestamp (yyyy:mm:dd:hh:mm:ss) needs to be combined with
266 the raw HAWC TDC data within one minute of the trigger time. This is done
267 by the single board computers that read TDCs, which record the system time
268 each time TDC readout is completed for a block of events. The computer
269 system clock of the single board computers is synchronized via NTP time
270 service to a local NTP time server (4). With the local NTP time server, the
271 absolute accuracy of the system clocks is in the millisecond range.

272 The TDC timestamp, and the NTP timestamp of each event get combined
273 together in the online reconstruction farm. When they are added, the tens
274 of seconds and the seconds digits are coming from both the TDC timestamp,
275 and the NTP timestamp. These two digits must be equal if both timestamps,
276 TDC timestamp, and NTP timestamp, are accurate. Therefore, we use this
277 property as a sanity check to measure the accuracy of the timestamps.

278 As discussed before, the latency between an event trigger and the DAQ
279 computer adding its timestamp to that event's data plus the uncertainty of
280 the computer's system clock should together be less than one minute when
281 the DAQ system is running normally. In the current configuration, the SBCs
282 initiate readout approximately every 6 milliseconds.

283 *4.4.3. Trigger Derived timestamp*

284 The finest resolution timestamp is derived from the raw HAWC TDC
285 data itself. The raw HAWC TDC data have a field called 'Extended Trigger
286 Time Tag' which contains the trigger arrival time (t_0) relative to the last
287 bunch counter reset (CRST) with a precision of 800 ns. For each of the 28

288 TDC channels which corresponds to the TDC timestamp, there is a rising
 289 edge time measurement, again relative to the last TDC reset, lets call it t_i^+
 290 where $i = 1, \dots, 28$. Now each of the 28 channels will provide a delta time
 291 measurement (Δt_i) from the most recent rising edge of its input signal until
 292 the arrival of the Trigger signal.

293

$$\Delta t_i = t_0 - t_i^+ \quad (1)$$

294

295 Thus the finest resolution time is given by,

296

$$\Delta t = \frac{1}{28} \sum_{i=1}^{28} \Delta t_i. \quad (2)$$

297

298 The Δt measured in this method has an accuracy of 0.1 ns(100 ps).

299 In the final step, we construct the GPS timestamp of the trigger by com-
 300 bining these three components:

301

$$\text{GPS Time} = \text{NTP Time} + \text{TDC Time} + \Delta t.$$

302

We thus have an accurate timestamp for the arrival time of the Trigger signal.

303

Note that, this trigger derived timestamp is needed to derive the

304

1 μ s digit of the timestamp. Nano seconds digits are redundant

305

for the current specifications of HAWC. However, the timestamp

306

encoding software is implemented to derive the timestamp down

307

to 100 ps digit, and allows monitoring of sub μ s drifts.

308 **5. Control System**

309 The Control System provides several services to HAWC: 1) keep all TDCs
310 working synchronously, 2) issue a synchronous trigger signal to the TDCs, 3)
311 issue a scaler DAQ trigger signal called Load Next Event (LNE) and send the
312 status of the detector to the scaler system. Other than these major services,
313 the Control system also has a general purpose level sifter to shift signals from
314 LVDS to ECL and vice versa.

315 *5.1. Hardware implementation.*

316 The Control System is made from two custom VME boards: a Control
317 type HClock Card and a CB_Fan Card. The Control type HClock Card is
318 a version of the HClock card with 6 input ports and 4 output ports. The
319 Control type HClock Card also gets the 40 MHz global clock from the Clock
320 card. The CB_Fan card is a 2 slots wide 6U VME-64X module, that is de-
321 signed to provide appropriate level conversions and fan-outs for the Control
322 type HClock Card-TDC interface. The CB_Fan card does not perform any
323 logic. A photograph of a fully assembled CB_Fan card is shown in Figure 6.

324

325 A schematic diagram of the connections between the Clock type HClock
326 Card, Control type HClock Card, CB_Fan card and the scaler system is
327 shown in Figure 7. The input signal coming from the clock Card is the 40
328 MHz global clock signal. The Control type HClock Card makes several copies
329 of this 40 MHz clock signal and distributes it to the 17th signal pair of all the
330 GPIO connectors and to the FPGA. The interface between the Control type
331 HClock Card and the Scaler system consists of three outputs and one input:

332 10 MHz reference, Pause Pulses, Busy Pulses, LNE (the trigger signal for the
333 scaler system) and LNE Enable input. The 10 MHz reference is a continuous
334 10 MHz square wave signal output. The Pause Pulses produces a 10 MHz
335 signal in-phase with the 10 MHz reference when the Control system is in the
336 pause state. The scaler system counts both of these signals. The ratio of
337 the number of pause pulses to the number of 10 MHz reference pulses gives
338 the fractional dead-time of the detector enforced by the experiment control
339 system. The functionality of the Busy Pulse output is similar to the Pause
340 Pulses except Busy Pulses produce a 10 MHz signal when at least one TDC
341 is filled to the almost full level. The Load Next Event (LNE) signal, a 100
342 Hz clock, acts as a readout-start trigger for the scaler system.

343

344 The Control type HClock Card interface to a CB_Fan card consists of four
345 output signals, 40 MHz, CLR, CRST and TRIG, and 16 input signals. The
346 four output signals are the TDC control-bus signals. **The 16 input signals**
347 **are connected with the Almost Full signal outputs of TDCs.** The
348 Control card makes four identical copies of all output signals and can accept
349 up to 64 inputs. Therefore, one Control type HClock Card can be connected
350 with four CB_Fan cards.

351 But the TDCs can not directly connect to the Control type HClock Card,
352 because these I/Os are LVDS signals but the TDC control bus is compatible
353 with only ECL signals. The CB_Fan card is designed to provide level shifting
354 between the HClock Card LVDS signals and TDC ECL signals. Apart from
355 the level shifting, the CB_Fan card makes 6 identical copies of the 40 MHz,
356 CLR, CRST and TRIG signals. Therefore, one CB_Fan card can be used to

357 control up to 6 TDCs. Since one Control type HClock Card can interface
358 with 4 CB_Fan cards, the GTC system is capable of controlling up to 24
359 TDCs.

360



Figure 6: A photograph of the front view and the side view of a fully assembled CB_Fan card is shown. A CB_Fan card is able to provide the level conversions and Fan-outs required to handle 6 TDCs.




Figure 7: A block diagram of the Control System is shown. The Control system consists of two VME cards: Control Card and CB.Fan card. The Control card does all the logical operations and the CB.Fan card does the appropriate level conversion to interface TDCs to the Control Card.

361 *5.2. Firmware implementation.*

362 A simplified functional block diagram of the Control firmware is shown
 363 in Figure 8. Similar to the Clock firmware, this firmware is also a sequen-
 364 tial logic design implemented in VHDL. However, unlike the Clock firmware
 365 individual modules of the Control firmware are not connected in series. Co-
 366 ordination of these modules is done through the VME module.

367

368 The first module shown in Figure 8 is the trigger module, which coordi-
 369 nates the trigger signals that go to the TDCs. The trigger module can work
 370 in three modes: pause, periodic trigger, and external trigger. In the pause

371 mode, the trigger module does not issue any triggers. In the periodic trig-
372 ger mode, the trigger module issues a periodic trigger signal with a known
373 frequency set by the VME module. In the external trigger mode, the trigger
374 module issues a trigger signal upon a request coming from the external trig-
375 ger. This trigger mode is not currently used in HAWC; the potential usage
376 of this functionality is discussed in section 6. In a typical data taking run of
377 HAWC, the trigger module runs in the periodic trigger mode with a trigger
378 frequency of 40 kHz. At the end of each run the HAWC experiment control
379 system sends a request via the GTC control software to the VME module to
380 switch the trigger module to the pause mode. The 40 kHz periodic trigger
381 frequency was chosen because it is the optimum trigger frequency for the
382 HAWC DAQ system. More details about the HAWC DAQ will be discussed
383 in a future paper in preparation. However, this periodic trigger frequency
384 can be changed by a request to the VME module from the HAWC run con-
385 trol system. The CLR and CRST modules issue the clear and reset signals
386 to the TDCs upon a request coming from the VME module. These requests
387 originate in the run control system at the beginning of each run.

388

389 The next three modules in Figure 8 provide the signals to the scaler
390 system. The 10 MHz reference module is a 10 MHz square wave signal
391 generator that generates a reference pulse stream to the scaler system. The
392 functionality of the Pause Pulse module is equivalent to a multiplexer with
393 two inputs and one output: Logic Lo input, 10 MHz square wave input and
394 Pause Pulse output. When the Trigger module is in the Pause state, the
395 Pause Pulse output switches to the 10 MHz square wave. When the Trigger

396 module is not in the Pause state, the output switches to the Logic Lo level.
397 The Busy Pulse module has a similar functionality, except that the selection
398 between Logic Lo and 10 MHz square is done using the OR of the Almost
399 Full signals. If any of the Almost Full inputs are Logic Hi, the Busy Pulse
400 output gets connected with the 10 MHz square wave, otherwise the output
401 stays in the Logic Lo level. Therefore, one can calculate the fraction of the
402 time that HAWC stays in the busy state using the ratio between Busy Pulses
403 per run and 10 MHz square wave pulses.

404 **6. Additional Capabilities**

405 Apart from the main features of the GTC system described above it is
406 also able to support several other functionality: external triggers, SBC read-
407 out signal and LVDS control buses. At the present, HAWC runs using a
408 periodic trigger signal. However, the GTC system is designed to support
409 both the periodic trigger mode and the external trigger mode.

410

411 The SBC read out signal is another currently unused feature of the GTC
412 system. Similar to the other signals this signal also comes from the Control
413 card and goes to the CB_Fan card. The CB_Fan card converts this signal to
414 a single ended 3.3V logic level 110 Ohm back terminated signal and makes
415 8 copies of them. The intention of this signal is to issue a read out request
416 to the SBCs. One of the potential uses of this signal is to issue an SBC read
417 out request when at least one TDC becomes almost full.

418

419 Besides the ECL signal TDC control buses, each CB_Fan card also fans-




Figure 8: A simplified functional block diagram of the Control firmware is shown. The Trigger, CLR, and CRST modules generate the TDC control signals, and LNE, Pause Pulses, Busy Pulses and 10 MHz Reference produces signals to the scaler system. Similar to the Control firmware, communication between the Control system and the control computer was done by an A24D16 VME interface.

420 out three copies of LVDS control buses. This control bus signaling could
421 drive the read out of additional devices such as PMT digitizers or external
422 programmed trigger modules.

423 7. Discussion

424 Before installing the GTC system at the HAWC site, the system
425 was tested locally at Michigan State University (MSU). GTC per-
426 formance is also continuously monitored through the online moni-
427 toring system. Tests performed with the MSU test setup and the
428 results from continuous monitoring will be discussed in this section.

429 As explained in section 4.2, timestamps are derived from an
430 internal clock running in the FPGA on the Clock type HClock
431 Card. This internal clock runs using two signals as references; the
432 1PPS signal that comed directly from the GPS receiver and 40
433 MHz signal derived from the 10 MHz analog sine wave signal from
434 the GPS receiver. Therefore in order for the internal clock to run
435 accurately the two reference signals, 1PPS and 10 MHz signals,
436 should be phase locked. However, these two output signals of the
437 CW46S GPS receiver are not phase locked. In order to monitor
438 the phase shift between these two signals, we implemented a phase
439 monitor in the clock firmware. This module measures the phase
440 between 1PPS and 10 MHz signals with an accuracy of 25 ns. After
441 6 months of monitoring it is found that these two signals goes out
442 of phase on average 11 times per hour but with a phase less than
443 50 ns, and the average phase change over an hour is consistent with

444 zero. This sets the absolute minimum precision of the internal clock
445 at ± 50 ns. However, this minimum precision is 20 times smaller
446 than our design goal of $1 \mu\text{s}$ precision. Therefore, this phase change
447 does not affecting the functionality of HAWC.

448 The ability for GTC timestamps to stay synchronous with the
449 GPS satellites was measured using a test setup with two indepen-
450 dent GTC systems. The test setup had two independent GTC
451 systems, and each GTC system produced a new timestamp every
452 $10 \mu\text{s}$. timestamps were recorded using a CAEN VX1190A TDC
453 with an accuracy of 200 ps, and two timestamps were compared in
454 each $10 \mu\text{s}$. If the GTC internal clocks are properly synchronized
455 with the GPS satellites, one should expect that both GTC sys-
456 tems should produce identical timestamps. The test setup continu-
457 ously ran for 24 hours, and did not detect any unequal timestamps.
458 Within a 24 hour time period the GTC produced 8.64×10^9 times-
459 tamps, and in this sample the probability of seeing an erroneous
460 timestamp is zero. The upper bound of the probability of seeing an
461 erroneous timestamp can be calculated using the Clopper-Pearson
462 Method (5). The 90% confidence level upper limit of the probabil-
463 ity of seeing an erroneous timestamp is 3.467×10^{-10} . At the HAWC
464 site TDCs record 3.456×10^9 timestamps per day. Therefore from
465 our test we could conclude that the 90% confidence level upper
466 limit of the probability of detecting an erroneous timestamp at the
467 HAWC site per day is 0.7. In other words with a 90% confidence
468 level we could say that on average the GTC system will produce

469 less than one erroneous timestamp per day.

470 Even if the GTC system produces an erroneous timestamp be-
471 tween two correct timestamps, HAWC reconstruction software is
472 able to identify the erroneous timestamp and correct it using the
473 trigger frequency. As it is explained in Section 3, a typical HAWC
474 data run uses a periodic trigger with frequency 40 kHz. Therefor,
475 the time gap between two consecutive triggers should be 25 μ s.
476 For every consecutive trigger, the reconstruction software deter-
477 mine the time gap between two triggers by substracting the N^{th}
478 timestamp from the $(N + 1)^{\text{th}}$ timestamp. If a time gap not equal
479 to 25 μ s is found, the $(N + 1)^{\text{th}}$ timestamp will be marked as an
480 erroneous timestamp and corrected.

481 Continues monitoring of the GTC system’s health is also impor-
482 tant to make sure that the GTC system is running properly. The
483 firmware in the GTC system has several self health monitoring sys-
484 tems and produces 4 error flags: GPS Fix status, 40MHz-10MHz
485 phase lock, 1PPS-10MHz phase lock, internal clock overwrite. The
486 first error flag “GPS Fix status” is a measure of the GPS signal
487 strength. GPS Fix is an integer coming from the NAVSYNCH
488 CW46S GPS receiver (3) that tells the strength of the signal. If
489 the GPS Fix is equal to 1 the receiver is not getting enough signal.
490 If the GPS Fix is greater than 1, the receiver is getting enough
491 signal to obtain a 2D or 3D fix. The Clock firmware sets the GPS
492 Fix status to logic 1 if the GPS receiver is unable to obtain a fix,
493 and logic 0 otherwise. The second error flag “40MHz-10MHz phase

lock” is a measure of the stability of the GPS receivers’ 10 MHz
output signal. As discussed in section 4.1, the 40 MHz is the global
clock signal of the HAWC that is derived from the GPS receivers’
10 MHz output signal. Using an on-board PLL, the 40 MHz clock
is phase locked to the 10 MHz signal with a zero degree phase shift
between two signals. Therefore, if the 10 MHz output signal from
the GPS receiver suddenly changes its frequency or phase, the 40
MHz signal and the 10MHz signal will be out of phase for a few
clock cycles. The 40MHz-10MHz phase lock error flag will be set
to logic 1 if the 10 MHz and 40 MHz signals are out of phase by
more than 5 ns. The third error flag “1PPS-10MHz phase lock”
is a measure of the stability of the GPS receivers’ 1PPS output
signal. As discussed previously the phase between 1PPS and 10
MHz has a known jitter. The firmware is designed to tolerate this
known jitter. However, if the jitter become greater than 50 ns or
the average jitter over time becomes a non zero value that could
cause problems. The firmware running in the clock type HClock
card sets 1PPS-10MHz phase lock error flag to logic 1 if the jitter
is greater than 50 ns, otherwise the 1PPS-10MHz phase lock error
flag is logic 0. The last error flag “internal clock overwritten” is
measure of how well GTC clock type HClock cards’ internal clock
is synchronized with the GPS satellites. At the power-up the GTC
system will wait till the GPS receiver becomes stable, and then
synchronizes the internal clock with the GPS clock. Afterwards,
every second the GTC internal clock compares the internal clocks’

519 time with the GPS time. The internal clock overwritten error flag
520 become logic 1 for one second if the two clocks are not the same.
521 The GTC monitoring software reads these error flags and makes
522 error flags vs. time plots. GTC experts continuously monitored
523 these error flag plots during the first year after installing the GTC
524 system at the HAWC site, and did not detect any error flag over
525 a year period. The error flag plots are integrated with the gen-
526 eral HAWC monitoring system and now assigned as a part of the
527 regular sift duties to monitor the error flag plots.

528 Another important parameter that measures the precision of
529 the GTC timestamps is the Time Dilution of Precision (TDOP)
530 (6). The CW46S GPS receiver is able to obtain a 3D Fix even
531 with only 4 satellites. However, if the satellite geometry is insuffi-
532 cient the derived timing measurements could have a poor precision.
533 TDOP indicates the potential quality of the measured timing so-
534 lutions. The state of art is $TDOP < 3$ indicates a good satellite
535 geometry (3). Every one second, the clock type HClock card reads
536 the TDOP value of the CW46S GPS receiver. Figure 9 shows the
537 TDOP distribution for 6 months. The area of this graph is normal-
538 ized to one. Then the Y-axis gives the probability of each TDOP
539 value, and 99.2% of the time TDOP is less than 3. Therefore, with
540 99% confidence level we could conclude that timing solution of the
541 GPS receiver at the HAWC site is able to obtain a good timing
542 precision.




Figure 9: TDOP indicates the potential quality of the measured timing solutions. Each second, the clock type HClock card reads the TDOP value of the CW46S GPS receiver. This figure shows the TDOP distribution for 6 months. TDOP less than 3 indicates a good timing solution, and 99.2% of the time TDOP is less than 3.

543 8. Summary

544 The HAWC gamma-ray observatory equipped with a fully functional
 545 GTC system started its first phase, with 30 tanks, in November of 2012.
 546 The PMT signals were digitized using a Caen VX1190A TDC. Apart from
 547 the PMT signals the Clock system generates a 32 bit timestamp encoded
 548 in a 32 channel pulse pattern, which is similar to the TOT signals of the
 549 PMT output signals after the FEBs. These 32 signals were digitized using
 550 another Caen VX1190A TDC. Both TDCs were read out by their own SBCs

551 via a VME back plane and the data is transferred to the online reconstruc-
552 tion farm via an Ethernet connection. In the online reconstruction farm the
553 timestamp and the PMT data that correspond to the same Event IDs are
554 combined to form a single event. After combining these two parts, the online
555 reconstruction software decodes the timestamp.

556

557 In order to make TDCs work synchronously, the Control system deliv-
558 ers two identical copies of a 40 MHz clock signal and the trigger signal to
559 TDCs. Since the online reconstruction process uses the Event ID to combine
560 the PMT data with the timestamp, it is a must to maintain a unique Event
561 ID to event fragments that correspond to a given trigger. Therefore, at the
562 beginning of each run the GTC system issues a clear (CLR) signal to reset
563 the Event ID counters. The GTC system also issues a reset (CRST) signal
564 at the beginning of each run to reset all the other counters in TDCs.

565

566 The health monitoring of the GTC system was continuously done from
567 early 2013 and it reveals that the accuracy of the timestamps produced by
568 the GTC system has an upper limit of 25 ns. However, the 25 ns accuracy
569 is well below the required accuracy of 1 μ s for HAWC.

570

571 **The completed HAWC array has 300 tanks instrumented with 4**
572 **PMTs per each tank. This increase the number of TDCs required**
573 **up to 10. The GTC system with two CB_Fan cards meet this**
574 **requirement.**

575 **9. Acknowledgment**

576 We would like to give our special thanks to everyone in the HAWC collab-
577 oration who helped us to design and build the GTC system. We also thank
578 Sam Marinelli and Tolga Yapici of Michigan State University for help with
579 the photographs and Figure 9. Funding for the GTC system construction
580 was provided by the NSF HAWC construction grant, PHY 1002546, via a
581 subcontract with the University of Maryland, and NSF HAWC grants PHY
582 0901973 and PHY 1002432.

583 **References**

- 584 [1] HAWC Collaboration: Abeysekara, A. U., Aguilar, J. A., Aguilar, S., et
585 al. 2012, *Astroparticle Physics*, 35, 641
- 586 [2] HAWC Collaboration: Abeysekara, A. U., Alfaro, R., et al. 2013,
587 arXiv:1310.0074
- 588 [3] http://www.navsync.com/docs/cw46s_pb.pdf, September-24-2015
- 589 [4] <http://www.ntp.org/>, September-24-2015
- 590 [5] Clopper, C. and Pearson, S. The use of confidence or fiducial limits
591 illustrated in the case of the Binomial. *Biometrika* 26: 404-413, 1934.
- 592 [6] Richard B. Langley (May 1999). "Dilution of Precision" (PDF). GPS
593 World. Retrieved 2011-10-12.
- 594 [7] Cusumano, G., Mangano, V., Mineo, T., et al. 2005, *Proc. SPIE*, 5898,
595 365