GPS Timing and Control System of the HAWC Detector

A. U. Abeysekara^{*a,b}, T. N. Ukwatta^a, D. Edmunds^a, J. T. Linnemann^a, A.
 Imran^c, G. J. Kunde^d, I. G. Wisher^c

 ^aDepartment of Physics and Astronomy, Michigan State University, East Lansing, MI, USA
 ^bDepartment of Physics and Astronomy, University of Utah, Salt Lake City, UT, USA
 ^cWisconsin IceCube Particle Astrophysics Center (WIPAC) and Department of Physics.

^c Wisconsin IceCube Particle Astrophysics Center (WIPAC) and Department of Physics, University of Wisconsin-Madison, Madison, WI, USA

11 Abstract

1

2

9

10

The High Altitude Water Cerenkov (HAWC) is a very-high-energy 12 gamma-ray observatory located on the flanks of the volcano Sierra 13 Negra in Mexico. HAWC is designed to survey the sky for very-14 high-energy gamma rays. The GPS Timing and Control (GTC) 15 system is a subsystem that provides two services to HAWC. It pro-16 vides a GPS synchronized absolute timestamp, with an accuracy 17 better than 1 μ s, for each recorded event in HAWC, and synchro-18 nizes all subsystems of HAWC providing a centralized global clock 19 signal and control signals. The design and performance of the GTC 20 system is described in this article. 21

22 Keywords:

²³ GPS timestamp, gamma-ray astrophysics, water Cerenkov detector, time to

24 digital converter, TeV astronomy

^dPhysics Division, Los Alamos National Laboratory, Los Alamos, NM, USA

^{*}Corresponding author: udaraabeysekara@yahoo.com

25 Contents

26	1	Introduction	3
27	2	HAWC Observatory	5
28	3	Data Acquisition System (DAQ)	6
29	4	The GPS Timing System.	8
30		4.1 Hardware implementation	8
31		4.2 Firmware Implementation	14
32		4.3 The Time-stamp Encoding Algorithm.	15
33		4.4 Time-stamp Decoding	16
34		4.4.1 TDC Time-stamp	16
35		4.4.2 NTP Time-stamp	18
36		4.4.3 Trigger Derived Time-stamp	18
37	5	Control System	20
38		5.1 Hardware implementation	20
39		5.2 Firmware implementation	23
40	6	Additional Capabilities	25
41	7	Discussion	27
42	8	Summary	32
43	9	Acknowledgment	34

44 1. Introduction

The GPS Timing and Control (GTC) system is one of the major subsys-45 tems in the High Altitude Water Cerenkov (HAWC) gamma-ray observatory 46 (1; 2). HAWC is a very high energy (VHE) gamma-ray observatory located on 47 the flank of the volcano Sierra Negra in Mexico at latitude 18⁰59'48" North, 48 longitude 97⁰18'34" West, and altitude 4100 m. HAWC is designed as an 49 all-sky gamma-ray survey instrument, with a low dead-time(dead-50 timeless than 1%) and high field of view (solid angle coverage of 2 51 steradians). A brief description of the HAWC observatory is given 52 in Section 2. As a survey instrument it has a higher chance of 53 detecting gamma-ray transient events, such as gamma-ray bursts 54 and active galactic nuclei flares. These transients could be as short 55 as few milliseconds. One measurement that characterizes these 56 transients is their light curve, a flux vs. time graph. Therefore, 57 it is important to timestamp each detected gamma-rays with an 58 accuracy better than a millisecond. For an example, the X-ray 59 telescope (XRT) on board Swift is a dedicated instrument for ob-60 serving the X-ray emission from Gamma-ray burst afterglows. It 61 has an absolute timing accuracy of 200 μ s for their Low Rate Pho-62 todiode and 300 μ s for the Windowed Timing mode (7). In the 63 HAWC, the Timing part of the GTC system provides a timestamp 64 for each recorded event with an accuracy better than 1 μ s. De-65 sign and implementation of the clock part of the GTC system is 66 extensively discussed in Section 4. 67



As a survey instrument, it is important for HAWC to maintain a

low dead-time. Otherwise there will be a higher chance of missing 69 a transient event, such as gamma-ray bursts. In order to maintain 70 a low dead-time, the HAWC main data acquisition system (DAQ) 71 was designed as a distributed DAQ, with 10 Caen VX1190A Time 72 to Digital Converters (TDCs) and 10 GE XVB602 Intel Corei7 Sin-73 gle Board Computers (SBCs) to read out TDCs. Each TDC-SBC 74 pair reads raw data coming from about one tenth of the HAWC de-75 tector. Raw data is then transferred into the online reconstruction 76 farm, where the fragments belong to a single event are combined 77 into a single piece. With this design, SBCs do not have to spend 78 time on data processing; instead they perform continuous readouts, 79 lowering the dead-time. However, combining event fragments that 80 belong to one event requires the same unique identification number 81 on each fragment that belongs to a single event. The control part 82 of the GTC system, is designed to synchronize 10 TDCs. The syn-83 chronous operation of the TDCs grantees the same unique event 84 ID across all TDCs for a given event. Design of the control part 85 of the GTC system is extensively discussed in Section 5. A brief 86 introduction to the GTC DAQ is given in Section 3; detailed design 87 will be discussed in elsewhere. The performance, and limitations 88 of the GTC system is discussed in Section 7. 89

90

91 2. HAWC Observatory

The HAWC detector consist of 300 steel water tanks of 7.3 m in diameter and 4.5 m in height instrumented with 4 PMTs in each tank. Each of these tanks contain a light-tight bladder filled with purified water and 4 PMTs pointed upwards are placed near the bottom of the bladder. Construction of HAWC is scheduled in stages; continuous operation of the first phase with 30 tanks (HAWC 30) with a fully functional GTC system started in November 2012, and the final phase with 300 tanks is completed in March, 2015.

The HAWC detector is designed to observe cosmic gamma rays by detectgc ing the component of Extensive Air Showers (EAS) which reaches ground 100 level. EAS are generated from the interactions between the earth's atmo-101 sphere and cosmic gamma rays. When the relativistic charged particles in 102 an EAS move through the water tanks, they create Cerenkov light that can 103 be detected by the PMTs. The main DAQ measures the arrival time and 104 Time Over Threshold (TOT) of the PMT pulses, with an accuracy of 100 105 ps, using Caen VX1190A Time to Digital Converters (TDCs)¹. This infor-106 mation is used to determine the species of the primary particle initiating the 107 EAS (gamma ray or proton), its energy, and the celestial coordinates of the 108 primary particle. 109

110

¹http://www.caen.it

¹¹¹ 3. Data Acquisition System (DAQ)

Caen VX1190A TDCs are designed to record TOT measurements within 112 a given time window, around a trigger signal. Each of these TDCs is equipped 113 with 128 data channels and an output buffer to store data until read out. 114 The output buffer is read using a GE XVB602 Intel Corei7 SBC. 115 The readout software is optimized to read the TDC output buffers 116 without dead-time. The controls of the TDCs are done using three signals 117 of the TDC control bus: TRG, CLR, and CRST. These signals come from 118 the GTC system. 119

120

The TRG signal is the trigger signal input to the TDC. In HAWC, the 121 trigger signal is a periodic signal that is provided by the GTC system. In a 122 typical data run the periodic trigger frequency is 40 kHz (period = 25 μ s) 123 and the TDCs record the data in a 25.2 μ s window around each trigger. In 124 this paper, the data saved in a given time window is called an "event". A 125 periodic trigger and 0.2 μ s overlap between adjacent events allows 126 the DAQ software to read a continuous stream of events. The anal-127 ysis software searches these events streams for individual EAS arrivals. 128

129

¹³⁰ CLR is the clear command, which clears the data in the output buffer, ¹³¹ resets the event counter, bunch counter², and performs a TDC global reset. ¹³² CRST is the reset command, which resets the extended trigger time tag and

 $^{^2\}mathrm{Bunch}$ counter is a 12 bit counter that counts number of 40 MHz clock cycles from the last bunch counter reset.

¹³³ bunch counter.

134

HAWC has 300 tanks and each tank is equipped with 4 PMTs. 135 Therefore, HAWC needs 1200 data channels, which is 9 full TDCs 136 and 48 data channels from a 10th TDC. The 10th TDC also record 32 137 signals coming from the GPS Timing System. These signals are similar to the 138 TOT signals but they are encoded with the current GPS time, which is the 139 timestamp of that event. Figure 1 shows a simplified timing diagram of the 140 PMT signals and the timestamp signals. In this timing diagram, Channels 141 1 through 128 of TDC 1 through (N-1) record PMT signals and Channels 1 142 through 32 of the Nth TDC record timestamps. 143

144

While TDC buffers are filling with data, a GE XVB602 Intel Core i7 based 145 VME Single Board Computer (SBC) reads each TDC and delivers the data 146 to the online reconstruction farm. However, SBCs cannot perform the read 147 out process at exactly the same rate for every TDC. Therefore, the online 148 reconstruction farm receives different fragments of a single event at differ-149 ent times. The HAWC online reconstruction software identifies the event 150 fragments belonging to a given trigger using the event identification number 151 (Event ID), which is a 12 bit number in the event header. The Event ID 152 becomes zero after a TDC power cycle and then increases by one for each 153 trigger. The GTC system also can reset the Event ID to zero by sending a 154 CLR signal through the TDC control bus. 155

156

¹⁵⁷ After identifying the event fragments of a single event, the online recon-

struction process combines the fragments into a single event and decodes the timestamp. This event build is possible only if all the TDCs are working synchronously and maintain a unique Event ID for a given trigger. The main objective of the Control System is to keep the TDCs in sync. The synchronization between TDCs is achieved by distributing a global clock signal to all the TDCs, and clearing and resetting all the TDCs simultaneously at the beginning of each run.

¹⁶⁵ 4. The GPS Timing System.

As its name suggests, the GTC system has two subsystems: the GPS Timing system and the Control system. The design of the GPS Timing system is discussed in this section, and the design of the Control system is discussed in Section 5. The GPS Timing System provides two services to HAWC: 1) produce a periodic timestamp and 2) derive a low jitter 40 MHz signal to use as the global clock signal for HAWC.

173 4.1. Hardware implementation.

As shown in Figure 2, the GPS Timing System is made from two components: a custom board called the Clock type HClock Card and a NAVSYNC CW46S GPS receiver. Figure 3 shows a photograph of a fully assembled HClock card ³. It is a 2 slots wide 6U VME-64X module that is equipped with a Phase Lock Loop (PLL), ten 17-pair (34 pins) LVDS General Purpose Input Output (GPIO) ports, a 16 pin connector to the GPS receiver, a

³Note that a Clock type HClock Card is a version of the HClock card.

180 A24D16 VME interface and a Virtex II FPGA.

181

Each of these GPIO ports has 16 LVDS GPIO signals to/from the FPGA and the 17th pair carries a 40 MHz clock signal, which is also an LVDS signal. The direction of the GPIO ports is switchable by changing the IO driver chips. Clock type HClock cards are made with two input ports and eight output ports.

187

The FPGA is mounted in a mezzanine card (labeled as Mez-456 in the picture). Since the performance and the resources of the Virtex II family FPGAs are adequate for the requirements of HAWC, and Michigan State University has a large stock, a Virtex II xc2v1000-4fg456 FPGAs was used. However, if a future upgrade needs to change the FPGA, it can easily be done by simply designing a new mezzanine card.

194

The GPS receiver is used to obtain the GPS time and a 10 MHz sine wave 195 signal. The internal PLL of the Clock type HClock Card uses this 10 MHz 196 sine wave signal to derive a low jitter 40 MHz digital clock signal and makes 197 several exact copies that are delivered to the Control type HClock Card, to 198 the FPGA and to the 17^{th} signal pair of all the GPIO connectors. This 40 199 MHz signal is used as the global clock signal of HAWC. Other than this 200 sine wave, the GPS receiver transmits an one pulse per second (1PPS) pulse 201 stream and a set of data strings via the RS232 protocol. The rising edges of 202 these 1PPS pulses mark the beginning of each second. The firmware running 203 inside the FPGA uses this 1PPS signal and the data strings to replicate the 204

205 current GPS time.



Figure 1: A simplified timing diagram of the PMT signals and the timestamp signals are shown. Channels 1 through 128 of TDCs 1 through (N-1) record the PMT signals, and Channels 1 through 32 of the Nth TDC record timestamps. In the Nth TDC, Channel 1 through 32 are connected with the 32 channels coming from the GTC system. In the above figure "GTC CH" is an acronym for GTC Channel. Two timestamps per each trigger window are guaranteed, when the Clock System is configured to send a timestamp in every 10 $\mu s.$

11



Figure 2: A block diagram of the Clock System is shown. The NAVSYNC CW46 GPS receiver and the Clock Card are the two main components of the Clock system. The GPS receiver is used to obtain the GPS time and a 10 MHz signal. The Clock Card produces a 40 MHz global clock signal and timestamps for the TDC. The communication between the Clock Card and the control computer is done through a VME A24D16 interface.



Figure 3: A photograph of the front view and the side view of a fully assembled HClock card is shown. The version of the HClock card that is used in the Clock System has 2 general purpose input ports and 8 general purpose output ports. The version of the HClock card used in the Control System has 4 general purpose input ports and 6 general purpose output ports.

207 4.2. Firmware Implementation.

A simplified functional block diagram of the Clock firmware is shown in Figure 4. This is a sequential logic design with several state machines implemented using VHDL.

211

The GPS receiver installed at the HAWC site is configured to send three 212 data strings followed by a 1PPS pulse. These three strings (POLYT, GPGSA, 213 and POLYP) are standard NMEA 0183 strings, which carry the current GPS 214 time, GPS receiver operating mode, number of visible satellites, and Dilution 215 Of Precision (DOP) values. The first module of the firmware reads these 216 serial strings and extracts the current GPS time and the health information 217 such as the GPS fix status⁴ and dilution of precision. Then the GPS time and 218 health information goes to the internal clock module, which is a continuously 219 running 8 digit binary coded decimal (BCD) clock that uses the 40 MHz clock 220 signal as the reference frequency. In this 8 digit clock the least significant digit 221 is microseconds and the most significant digit is tens of seconds. This clock 222 module also receives the 1PPS signal, which is used to identify the beginning 223 of each second. At the beginning of each second, the Internal Clock module 224 compares its clock time with the GPS clock time, and overwrites the internal 225 clock if the times do not match and the GPS receiver is in good health. This 226 allows the Timing System to have an internal clock that runs synchronously 227

⁴GPS Fix is an integer between 1 and 3. If the GPS receiver is not getting enough GPS signals and it is unable to fix, GPS Fix is 1. If the GPS receiver is able to obtain a 2D or 3D fix this GPS Fix becomes 2 or 3 respectively. Refer to CW25 GPS Receiver User Manual for more information, see http://www.navsync.com/GPS_integrated.html.

with the GPS clock. The final stage of the firmware is to make a TDC readable timestamp in every $\Delta T \mu s$ interval, where $\Delta T \mu s$ can be configured to 10 μs or 20 μs . Other than these major modules, the Clock Firmware has a VME module that handles an A24D16 VME interface and several FIFOs that are filled with GPS health monitoring information.



Figure 4: A simplified functional block diagram of the Clock firmware is shown. This firmware maintains an internal clock synchronized with the GPS time and produces TDC readable timestamps. The communication between this module and the control computer is done by an A24D16 VME interface.

233 4.3. The timestamp Encoding Algorithm.

The first 28 bits of the GTC timestamp are a 7 digit BCD value that carries the time in the format: 10s of s, 1s of s, 100s of milliseconds, 10s of milliseconds, 1s of milliseconds, 100s of microseconds and 10s of microseconds (ss:mmm:uu). The remaining 4 bits are used to encode four errors that could be occured in the process of acquiring and encoding the timestamp: internal clock did not match the current GPS clock (error 1), GTC system lost communication with the GPS receiver

(error 2), not enough satellites to obtain a GPS Fix (error 3), and 241 NMEA string coming from the GPS receiver has errors (error 4). 242 The encoding of this timestamp to a TDC readable format is done using a 243 simple algorithm. Each bit is denoted by a pulse; if a pulse is 1 μ s wide it 244 denotes a logic zero bit, if a pulse is 2 μ s wide it denotes a logic one bit. As 245 an example, the timing diagram shown in Figure 5 is the encoding for the 246 time 12.34567 seconds with no errors. An encoding scheme of this type with 247 pulses must be used because the TDCs are only sensitive to edges but not to 248 logic levels. That is one cannot just send the 28 raw binary bits with logic 249 levels to the TDCs, because most of the time, most of the lines will not make 250 a logic transition during a trigger window (25.2 μs). 251

252 4.4. timestamp Decoding

Every HAWC event has a timestamp associated with it. This timestamp is constructed by combining three components: TDC timestamp, NTP timestamp, and trigger derived timestamp.

256 4.4.1. TDC timestamp

TDC timestamp is the encoded timestamp that comes from the GTC system. These timestamps are sent to a TDC when the microseconds digit of the absolute clock time is 0, for example when the absolute time is **.****00 sec, **.****10 sec, **.****20 sec, etc. The TDC that records this encoded timestamp is also read out in the same way as the other TDCs, and the timestamp becomes a part of the main data stream.



Figure 5: Encoding of the timestamp 12.34567 seconds with no errors is shown. Each digit is encoded into a 4 bit binary number, and each binary number is encoded into a pulse. A 1 μ s wide pulse is used to indicate logic 0, and a 2 μ s wide pulse is used to indicate logic 1.

263 4.4.2. NTP timestamp

The TDC timestamp (ss:mmm:uu) rolls over every minute. Hence, the 264 low-resolution timestamp (yyy:mm:dd:hh:mm:ss) needs to be combined with 265 the raw HAWC TDC data within one minute of the trigger time. This is done 266 by the single board computers that read TDCs, which record the system time 267 each time TDC readout is completed for a block of events. The computer 268 system clock of the single board computers is synchronized via NTP time 269 service to a local NTP time server (4). With the local NTP time server, the 270 absolute accuracy of the system clocks is in the millisecond range. 271

The TDC timestamp, and the NTP timestamp of each event get combined together in the online reconstruction farm. When they are added, the tens of seconds and the seconds digits are coming from both the TDC timestamp, and the NTP timestamp. These two digits must be equal if both timestamps, TDC timestamp, and NTP timestamp, are accurate. Therefore, we use this property as a sanity check to measure the accuracy of the timestamps.

As discussed before, the latency between an event trigger and the DAQ computer adding its timestamp to that event's data plus the uncertainty of the computer's system clock should together be less than one minute when the DAQ system is running normally. In the current configuration, the SBCs initiate readout approximately every 6 milliseconds.

283 4.4.3. Trigger Derived timestamp

The finest resolution timestamp is derived from the raw HAWC TDC data itself. The raw HAWC TDC data have a field called 'Extended Trigger Time Tag' which contains the trigger arrival time (t_0) relative to the last bunch counter reset (CRST) with a precision of 800 ns. For each of the 28 TDC channels which corresponds to the TDC timestamp, there is a rising edge time measurement, again relative to the last TDC reset, lets call it t_i^+ where i = 1, ..., 28. Now each of the 28 channels will provide a delta time measurement (Δt_i) from the most recent rising edge of its input signal until the arrival of the Trigger signal.

293

$$\Delta t_i = t_0 - t_i^+ \tag{1}$$

294

²⁹⁵ Thus the finest resolution time is given by,

296

$$\Delta t = \frac{1}{28} \sum_{i=1}^{28} \Delta t_i.$$
 (2)

297

²⁹⁸ The Δt measured in this method has an accuracy of 0.1 ns(100 ps).

In the final step, we construct the GPS timestamp of the trigger by combining these three components:

GPS Time = NTP Time + TDC Time +
$$\Delta t$$
.

We thus have an accurate timestamp for the arrival time of the Trigger signal. Note that, this trigger derived timestamp is needed to derive the 1μ s digit of the timestamp. Nano seconds digits are redundant for the current specifications of HAWC. However, the timestamp encoding software is implemented to derive the timestamp down to 100 ps digit, and allows monitoring of sub μ s drifts.

308 5. Control System

The Control System provides several services to HAWC: 1) keep all TDCs working synchronously, 2) issue a synchronous trigger signal to the TDCs, 3) issue a scaler DAQ trigger signal called Load Next Event (LNE) and send the status of the detector to the scaler system. Other than these major services, the Control system also has a general purpose level sifter to shift signals from LVDS to ECL and vice versa.

315 5.1. Hardware implementation.

The Control System is made from two custom VME boards: a Control 316 type HClock Card and a CB_Fan Card. The Control type HClock Card is 317 a version of the HClock card with 6 input ports and 4 output ports. The 318 Control type HClock Card also gets the 40 MHz global clock from the Clock 319 card. The CB_Fan card is a 2 slots wide 6U VME-64X module, that is de-320 signed to provide appropriate level conversions and fan-outs for the Control 321 type HClock Card-TDC interface. The CB_Fan card does not perform any 322 logic. A photograph of a fully assembled CB₋Fan card is shown in Figure 6. 323 324

A schematic diagram of the connections between the Clock type HClock Card, Control type HClock Card, CB_Fan card and the scaler system is shown in Figure 7. The input signal coming from the clock Card is the 40 MHz global clock signal. The Control type HClock Card makes several copies of this 40 MHz clock signal and distributes it to the 17th signal pair of all the GPIO connectors and to the FPGA. The interface between the Control type HClock Card and the Scaler system consists of three outputs and one input:

10 MHz reference, Pause Pulses, Busy Pulses, LNE (the trigger signal for the 332 scaler system) and LNE Enable input. The 10 MHz reference is a continuous 333 10 MHz square wave signal output. The Pause Pulses produces a 10 MHz 334 signal in-phase with the 10 MHz reference when the Control system is in the 335 pause state. The scaler system counts both of these signals. The ratio of 336 the number of pause pulses to the number of 10 MHz reference pulses gives 337 the fractional dead-time of the detector enforced by the experiment control 338 system. The functionality of the Busy Pulse output is similar to the Pause 339 Pulses except Busy Pulses produce a 10 MHz signal when at least one TDC 340 is filled to the almost full level. The Load Next Event (LNE) signal, a 100 341 Hz clock, acts as a readout-start trigger for the scaler system. 342

343

The Control type HClock Card interface to a CB_Fan card consists of four output signals, 40 MHz, CLR, CRST and TRIG, and 16 input signals. The four output signals are the TDC control-bus signals. **The 16 input signals are connected with the Almost Full signal outputs of TDCs.** The Control card makes four identical copies of all output signals and can accept up to 64 inputs. Therefore, one Control type HClock Card can be connected with four CB_Fan cards.

But the TDCs can not directly connect to the Control type HClock Card, because these I/Os are LVDS signals but the TDC control bus is compatible with only ECL signals. The CB_Fan card is designed to provide level shifting between the HClock Card LVDS signals and TDC ECL signals. Apart from the level shifting, the CB_Fan card makes 6 identical copies of the 40 MHz, CLR, CRST and TRIG signals. Therefore, one CB_Fan card can be used to control up to 6 TDCs. Since one Control type HClock Card can interface
with 4 CB_Fan cards, the GTC system is capable of controlling up to 24
TDCs.

360



Figure 6: A photograph of the front view and the side view of a fully assembled CB_Fan card is shown. A CB_Fan card is able to provide the level conversions and Fan-outs required to handle 6 TDCs.



Figure 7: A block diagram of the Control System is shown. The Control system consists of two VME cards: Control Card and CB_Fan card. The Control card does all the logical operations and the CB_Fan card does the appropriate level conversion to interface TDCs to the Control Card.

361 5.2. Firmware implementation.

A simplified functional block diagram of the Control firmware is shown in Figure 8. Similar to the Clock firmware, this firmware is also a sequential logic design implemented in VHDL. However, unlike the Clock firmware individual modules of the Control firmware are not connected in series. Coordination of these modules is done through the VME module.

367

The first module shown in Figure 8 is the trigger module, which coordinates the trigger signals that go to the TDCs. The trigger module can work in three modes: pause, periodic trigger, and external trigger. In the pause

mode, the trigger module does not issue any triggers. In the periodic trig-371 ger mode, the trigger module issues a periodic trigger signal with a known 372 frequency set by the VME module. In the external trigger mode, the trigger 373 module issues a trigger signal upon a request coming from the external trig-374 ger. This trigger mode is not currently used in HAWC; the potential usage 375 of this functionality is discussed in section 6. In a typical data taking run of 376 HAWC, the trigger module runs in the periodic trigger mode with a trigger 377 frequency of 40 kHz. At the end of each run the HAWC experiment control 378 system sends a request via the GTC control software to the VME module to 379 switch the trigger module to the pause mode. The 40 kHz periodic trigger 380 frequency was chosen because it is the optimum trigger frequency for the 381 HAWC DAQ system. More details about the HAWC DAQ will be discussed 382 in a future paper in preparation. However, this periodic trigger frequency 383 can be changed by a request to the VME module from the HAWC run con-384 trol system. The CLR and CRST modules issue the clear and reset signals 385 to the TDCs upon a request coming from the VME module. These requests 386 originate in the run control system at the beginning of each run. 387

388

The next three modules in Figure 8 provide the signals to the scaler system. The 10 MHz reference module is a 10 MHz square wave signal generator that generates a reference pulse stream to the scaler system. The functionality of the Pause Pulse module is equivalent to a multiplexer with two inputs and one output: Logic Lo input, 10 MHz square wave input and Pause Pulse output. When the Trigger module is in the Pause state, the Pause Pulse output switches to the 10 MHz square wave. When the Trigger

module is not in the Pause state, the output switches to the Logic Lo level. 396 The Busy Pulse module has a similar functionality, except that the selection 397 between Logic Lo and 10 MHz square is done using the OR of the Almost 398 Full signals. If any of the Almost Full inputs are Logic Hi, the Busy Pulse 399 output gets connected with the 10 MHz square wave, otherwise the output 400 stays in the Logic Lo level. Therefore, one can calculate the fraction of the 401 time that HAWC stays in the busy state using the ratio between Busy Pulses 402 per run and 10 MHz square wave pulses. 403

404 6. Additional Capabilities

Apart from the main features of the GTC system described above it is also able to support several other functionality: external triggers, SBC readout signal and LVDS control buses. At the present, HAWC runs using a periodic trigger signal. However, the GTC system is designed to support both the periodic trigger mode and the external trigger mode.

410

The SBC read out signal is another currently unused feature of the GTC system. Similar to the other signals this signal also comes from the Control card and goes to the CB_Fan card. The CB_Fan card converts this signal to a single ended 3.3V logic level 110 Ohm back terminated signal and makes 8 copies of them. The intention of this signal is to issue a read out request to the SBCs. One of the potential uses of this signal is to issue an SBC read out request when at least one TDC becomes almost full.

418

⁴¹⁹ Besides the ECL signal TDC control buses, each CB_Fan card also fans-



Figure 8: A simplified functional block diagram of the Control firmware is shown. The Trigger, CLR, and CRST modules generate the TDC control signals, and LNE, Pause Pulses, Busy Pulses and 10 MHz Reference produces signals to the scaler system. Similar to the Control firmware, communication between the Control system and the control computer was done by an A24D16 VME interface.

out three copies of LVDS control buses. This control bus signaling could
drive the read out of additional devices such as PMT digitizers or external
programmed trigger modules.

423 7. Discussion

Before installing the GTC system at the HAWC site, the system was tested locally at Michigan State University (MSU). GTC performance is also continuously monitored through the online monitoring system. Tests performed with the MSU test setup and the results from continuous monitoring will be discussed in this section.

As explained in section 4.2, timestamps are derived from an 429 internal clock running in the FPGA on the Clock type HClock 430 Card. This internal clock runs using two signals as references; the 431 1PPS signal that comed directly from the GPS receiver and 40 432 MHz signal derived from the 10 MHz analog sine wave signal from 433 the GPS receiver. Therefore in order for the internal clock to run 434 accurately the two reference signals, 1PPS and 10 MHz signals, 435 should be phase locked. However, these two output signals of the 436 CW46S GPS receiver are not phase locked. In order to monitor 437 the phase shift between these two signals, we implemented a phase 438 monitor in the clock firmware. This module measures the phase 439 between 1PPS and 10 MHz signals with an accuracy of 25 ns. After 440 6 months of monitoring it is found that these two signals goes out 441 of phase on average 11 times per hour but with a phase less than 442 50 ns, and the average phase change over an hour is consistent with 443

⁴⁴⁴ zero. This sets the absolute minimum precision of the internal clock ⁴⁴⁵ at \pm 50 ns. However, this minimum precision is 20 times smaller ⁴⁴⁶ than our design goal of 1 μ s precision. Therefore, this phase change ⁴⁴⁷ does not affecting the functionality of HAWC.

The ability for GTC timestamps to stay synchronous with the 448 GPS satellites was measured using a test setup with two indepen-449 dent GTC systems. The test setup had two independent GTC 450 systems, and each GTC system produced a new timestamp every 451 10 μ s. timestamps were recorded using a CAEN VX1190A TDC 452 with an accuracy of 200 ps, and two timestamps were compared in 453 each 10 μ s. If the GTC internal clocks are properly synchronized 454 with the GPS satellites, one should expect that both GTC sys-455 tems should produce identical timestamps. The test setup continu-456 ously ran for 24 hours, and did not detect any unequal timestamps. 457 Within a 24 hour time period the GTC produced 8.64×10^9 times-458 tamps, and in this sample the probability of seeing an erroneous 450 timestamp is zero. The upper bound of the probability of seeing an 460 erroneous timestamp can be calculated using the Clopper-Pearson 461 Method (5). The 90% confidence level upper limit of the probabil-462 ity of seeing an erroneous timestamp is 3.467×10^{-10} . At the HAWC 463 site TDCs record 3.456×10^9 timestamps per day. Therefore from 464 our test we could conclude that the 90% confidence level upper 465 limit of the probability of detecting an erroneous timestamp at the 466 HAWC site per day is 0.7. In other words with a 90% confidence 467 level we could say that on average the GTC system will produce 468

⁴⁶⁹ less than one erroneous timestamp per day.

Even if the GTC system produces an erroneous timestemp be-470 tween two correct timestamps, HAWC reconstruction software is 471 able to identify the erroneous timestamp and correct it using the 472 trigger frequency. As it is explained in Section 3, a typical HAWC 473 data run uses a periodic trigger with frequency 40 kHz. Therefor, 474 the time gap between two consecutive triggers should be 25 μ s. 475 For every consecutive trigger, the reconstruction software deter-476 mine the time gap between two triggers by substracting the N^{th} 477 timestamp from the (N+1)th timestamp. If a time gap not equal 478 to 25 μ s is found, the (N+1)th timestamp will be marked as an 479 errorneous timestamp and corrected. 480

Continues monitoring of the GTC system's health is also impor-481 tant to make sure that the GTC system is running properly. The 482 firmware in the GTC system has several self health monitoring sys-483 tems and produces 4 error flags: GPS Fix status, 40MHz-10MHz 484 phase lock, 1PPS-10MHz phase lock, internal clock overwrite. The 485 first error flag "GPS Fix status" is a measure of the GPS signal 486 strength. GPS Fix is an integer coming from the NAVSYNCH 487 CW46S GPS receiver (3) that tells the strength of the signal. If 488 the GPS Fix is equal to 1 the receiver is not getting enough signal. 489 If the GPS Fix is greater than 1, the receiver is getting enough 490 signal to obtain a 2D or 3D fix. The Clock firmware sets the GPS 491 Fix status to logic 1 if the GPS receiver is unable to obtain a fix, 492 and logic 0 otherwise. The second error flag "40MHz-10MHz phase 493

lock" is a measure of the stability of the GPS receivers' 10 MHz 494 output signal. As discussed in section 4.1, the 40 MHz is the global 495 clock signal of the HAWC that is derived from the GPS receivers' 496 10 MHz output signal. Using an on-board PLL, the 40 MHz clock 497 is phase locked to the 10 MHz signal with a zero degree phase shift 498 between two signals. Therefore, if the 10 MHz output signal from 499 the GPS receiver suddenly changes its frequency or phase, the 40 500 MHz signal and the 10MHz signal will be out of phase for a few 501 clock cycles. The 40MHz-10MHz phase lock error flag will be set 502 to logic 1 if the 10 MHz and 40 MHz signals are out of phase by 503 more than 5 ns. The third error flag "1PPS-10MHz phase lock" 504 is a measure of the stability of the GPS receivers' 1PPS output 505 signal. As discussed previously the phase between 1PPS and 10 506 MHz has a known jitter. The firmware is designed to tolerate this 507 known jitter. However, if the jitter become greater than 50 ns or 508 the average jitter over time becomes a non zero value that could 500 cause problems. The firmware running in the clock type HClock 510 card sets 1PPS-10MHz phase lock error flag to logic 1 if the jitter 511 is greater than 50 ns, otherwise the 1PPS-10MHz phase lock error 512 flag is logic 0. The last error flag "internal clock overwritten" is 513 measure of how well GTC clock type HClock cards' internal clock 514 is synchronized with the GPS satellites. At the power-up the GTC 515 system will wait till the GPS receiver becomes stable, and then 516 synchronizes the internal clock with the GPS clock. Afterwards, 517 every second the GTC internal clock compares the internal clocks' 518

time with the GPS time. The internal clock overwritten error flag 519 become logic 1 for one second if the two clocks are not the same. 520 The GTC monitoring software reads these error flags and makes 521 error flags vs. time plots. GTC experts continuously monitored 522 these error flag plots during the first year after installing the GTC 523 system at the HAWC site, and did not detect any error flag over 524 a year period. The error flag plots are integrated with the gen-525 eral HAWC monitoring system and now assigned as a part of the 526 regular sift duties to monitor the error flag plots. 527

Another important parameter that measures the precision of 528 the GTC timestamps is the Time Dilution of Precision (TDOP) 529 The CW46S GPS receiver is able to obtain a 3D Fix even (6). 530 with only 4 satellites. However, if the satellite geometry is insuffi-531 cient the derived timing measurements could have a poor precision. 532 TDOP indicates the potential quality of the measured timing so-533 lutions. The state of art is TDOP < 3 indicates a good satellite 534 geometry (3). Every one second, the clock type HClock card reads 535 the TDOP value of the CW46S GPS receiver. Figure 9 shows the 536 TDOP distribution for 6 months. The area of this graph is normal-537 ized to one. Then the Y-axis gives the probability of each TDOP 538 value, and 99.2% of the time TDOP is less than 3. Therefore, with 539 99% confidence level we could conclude that timing solution of the 540 GPS receiver at the HAWC site is able to obtain a good timing 541 precision. 542



Figure 9: TDOP indicates the potential quality of the measured timing solutions. Each second, the clock type HClock card reads the TDOP value of the CW46S GPS receiver. This figure shows the TDOP distribution for 6 months. TDOP less than 3 indicates a good timing solution, and 99.2% of the time TDOP is less than 3.

543 8. Summary

The HAWC gamma-ray observatory equipped with a fully functional GTC system started its first phase, with 30 tanks, in November of 2012. The PMT signals were digitized using a Caen VX1190A TDC. Apart from the PMT signals the Clock system generates a 32 bit timestamp encoded in a 32 channel pulse pattern, which is similar to the TOT signals of the PMT output signals after the FEBs. These 32 signals were digitized using another Caen VX1190A TDC. Both TDCs were read out by their own SBCs via a VME back plane and the data is transferred to the online reconstruction farm via an Ethernet connection. In the online reconstruction farm the timestamp and the PMT data that correspond to the same Event IDs are combined to form a single event. After combining these two parts, the online reconstruction software decodes the timestamp.

556

In order to make TDCs work synchronously, the Control system deliv-557 ers two identical copies of a 40 MHz clock signal and the trigger signal to 558 TDCs. Since the online reconstruction process uses the Event ID to combine 559 the PMT data with the timestamp, it is a must to maintain a unique Event 560 ID to event fragments that correspond to a given trigger. Therefore, at the 561 beginning of each run the GTC system issues a clear (CLR) signal to reset 562 the Event ID counters. The GTC system also issues a reset (CRST) signal 563 at the beginning of each run to reset all the other counters in TDCs. 564

565

The health monitoring of the GTC system was continuously done from early 2013 and it reveals that the accuracy of the timestamps produced by the GTC system has an upper limit of 25 ns. However, the 25 ns accuracy is well below the required accuracy of 1 μ s for HAWC.

570

The completed HAWC array has 300 tanks instrumented with 4 PMTs per each tank. This increase the number of TDCs required up to 10. The GTC system with two CB_Fan cards meet this requirement.

575 9. Acknowledgment

We would like to give our special thanks to everyone in the HAWC collaboration who helped us to design and build the GTC system. We also thank Sam Marinelli and Tolga Yapici of Michigan State University for help with the photographs and Figure 9. Funding for the GTC system construction was provided by the NSF HAWC construction grant, PHY 1002546, via a subcontract with the University of Maryland, and NSF HAWC grants PHY 0901973 and PHY 1002432.

583 References

- [1] HAWC Collaboration: Abeysekara, A. U., Aguilar, J. A., Aguilar, S., et
 al. 2012, Astroparticle Physics, 35, 641
- [2] HAWC Collaboration: Abeysekara, A. U., Alfaro, R., et al. 2013,
 arXiv:1310.0074
- ⁵⁸⁸ [3] http://www.navsync.com/docs/cw46s_pb.pdf, September-24-2015
- ⁵⁸⁹ [4] http://www.ntp.org/, September-24-2015
- ⁵⁹⁰ [5] Clopper, C. and Pearson, S. The use of confidence or fiducial limits ⁵⁹¹ illustrated in the case of the Binomial. Biometrika 26: 404-413, 1934.
- [6] Richard B. Langley (May 1999). "Dilution of Precision" (PDF). GPS
 World. Retrieved 2011-10-12.
- ⁵⁹⁴ [7] Cusumano, G., Mangano, V., Mineo, T., et al. 2005, Proc. SPIE, 5898, ⁵⁹⁵ 365