![]() |
CMX
CMX firmware code in-line documentation
|
Entities | |
Behavioral | architecture |
Libraries | |
ieee | |
unisim |
Use Clauses | |
ieee.std_logic_1164.all | |
IEEE.NUMERIC_STD.all | |
unisim.vcomponents.all | |
work.CMXpackage.all | |
work.CMX_VME_defs.all |
Ports | |
data_in | in arr_96 ( 19 downto 0 ) |
bc_counter | in unsigned ( 11 downto 0 ) |
l1a | in std_logic |
data_out | out std_logic_vector ( 19 downto 0 ) |
dav | out std_logic |
clk4000 | in std_logic |
clk4008 | in std_logic |
reset | in std_logic |
RAM_global_offset | in unsigned ( 7 downto 0 ) |
RAM_rel_offsets | in arr_ctr_8bit ( 18 downto 0 ) |
nslices | in unsigned ( 7 downto 0 ) |
Definition at line 21 of file daq_glink.vhd.
|
Port |
Definition at line 27 of file daq_glink.vhd.
|
Port |
Definition at line 31 of file daq_glink.vhd.
|
Port |
Definition at line 32 of file daq_glink.vhd.
|
Port |
Definition at line 24 of file daq_glink.vhd.
|
Port |
Definition at line 29 of file daq_glink.vhd.
|
Port |
Definition at line 30 of file daq_glink.vhd.
|
Library |
Definition at line 7 of file daq_glink.vhd.
|
Package |
Definition at line 10 of file daq_glink.vhd.
|
Package |
Definition at line 8 of file daq_glink.vhd.
|
Port |
Definition at line 28 of file daq_glink.vhd.
|
Port |
this holds number of extra slices on either side to readout
Definition at line 36 of file daq_glink.vhd.
|
Port |
Definition at line 34 of file daq_glink.vhd.
|
Port |
Definition at line 35 of file daq_glink.vhd.
|
Port |
Definition at line 33 of file daq_glink.vhd.
|
Library |
Definition at line 12 of file daq_glink.vhd.
|
Package |
Definition at line 13 of file daq_glink.vhd.
|
Package |
Definition at line 18 of file daq_glink.vhd.
|
Package |
Definition at line 17 of file daq_glink.vhd.